###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx06.ecn.purdue.edu)
#  Generated on:      Tue Dec 15 23:35:30 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Removal Check with Pin I0/receiveTOP/BST/ONES/\cur_count_
reg[3] /CLK 
Endpoint:   I0/receiveTOP/BST/ONES/\cur_count_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.382
+ Phase Shift                   0.000
= Required Time                 1.287
  Arrival Time                  1.275
  Slack Time                   -0.012
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    1.112 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    1.279 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[3] | R ^            | DFFSR  | 0.121 | 0.008 |   1.275 |    1.287 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.089 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.243 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.556 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.874 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.303 | 0.020 |   0.905 |    0.894 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_
reg[1] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.382
+ Phase Shift                   0.000
= Required Time                 1.286
  Arrival Time                  1.275
  Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    1.111 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    1.279 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] | R ^            | DFFSR  | 0.121 | 0.008 |   1.275 |    1.286 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.089 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.243 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.556 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.874 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.302 | 0.019 |   0.904 |    0.893 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_
reg[0] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.382
+ Phase Shift                   0.000
= Required Time                 1.286
  Arrival Time                  1.275
  Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    1.111 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    1.279 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] | R ^            | DFFSR  | 0.121 | 0.007 |   1.275 |    1.286 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.089 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.243 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.556 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.875 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.302 | 0.019 |   0.904 |    0.893 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin I0/receiveTOP/CNYS1/Q2_reg/CLK 
Endpoint:   I0/receiveTOP/CNYS1/Q2_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.382
+ Phase Shift                   0.000
= Required Time                 1.286
  Arrival Time                  1.275
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.110 | 
     | U10                        | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    1.278 | 
     | I0/receiveTOP/CNYS1/Q2_reg | R ^            | DFFSR  | 0.121 | 0.008 |   1.275 |    1.286 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.090 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.244 | 
     | nclk__L1_I1                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.557 | 
     | nclk__L2_I6                | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.875 | 
     | I0/receiveTOP/CNYS1/Q2_reg | CLK ^          | DFFSR  | 0.302 | 0.018 |   0.904 |    0.893 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin I0/receiveTOP/EDT/cur_d_edge_reg/CLK 
Endpoint:   I0/receiveTOP/EDT/cur_d_edge_reg/R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
+ Removal                       0.382
+ Phase Shift                   0.000
= Required Time                 1.287
  Arrival Time                  1.277
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |    1.110 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    1.278 | 
     | I0/receiveTOP/EDT/cur_d_edge_reg | R ^            | DFFSR  | 0.121 | 0.010 |   1.277 |    1.287 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.090 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.244 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.557 | 
     | nclk__L2_I6                      | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.875 | 
     | I0/receiveTOP/EDT/cur_d_edge_reg | CLK ^          | DFFSR  | 0.303 | 0.020 |   0.906 |    0.895 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin I0/receiveTOP/BST/ONES/\cur_count_
reg[2] /CLK 
Endpoint:   I0/receiveTOP/BST/ONES/\cur_count_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.382
+ Phase Shift                   0.000
= Required Time                 1.285
  Arrival Time                  1.276
  Slack Time                   -0.009
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    1.109 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    1.277 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[2] | R ^            | DFFSR  | 0.121 | 0.008 |   1.276 |    1.285 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.091 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.245 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.558 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    0.876 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.305 | 0.018 |   0.903 |    0.894 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_
reg[3] /CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
+ Removal                       0.382
+ Phase Shift                   0.000
= Required Time                 1.283
  Arrival Time                  1.276
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    1.108 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    1.275 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] | R ^            | DFFSR  | 0.121 | 0.008 |   1.276 |    1.283 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.092 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.246 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.560 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.878 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.302 | 0.016 |   0.901 |    0.894 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/receiveTOP/CNYS2/Q1_reg/CLK 
Endpoint:   I0/receiveTOP/CNYS2/Q1_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: d_minus                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 0.955
  Arrival Time                  0.978
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                       | d_minus v      |         | 0.120 |       |   0.000 |   -0.023 | 
     | U8                                    | YPAD v -> DI v | PADINC  | 0.037 | 0.123 |   0.123 |    0.099 | 
     | I0/receiveTOP/CNYS2/FE_PHC27_nd_minus | A v -> Y v     | BUFX2   | 0.068 | 0.154 |   0.277 |    0.254 | 
     | I0/receiveTOP/CNYS2/FE_PHC25_nd_minus | A v -> Y v     | BUFX2   | 0.127 | 0.217 |   0.494 |    0.470 | 
     | I0/receiveTOP/CNYS2/FE_PHC22_nd_minus | A v -> Y v     | CLKBUF3 | 0.045 | 0.484 |   0.978 |    0.954 | 
     | I0/receiveTOP/CNYS2/Q1_reg            | D v            | DFFSR   | 0.045 | 0.001 |   0.978 |    0.955 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.123 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.277 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.602 | 
     | nclk__L2_I2                | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    0.880 | 
     | I0/receiveTOP/CNYS2/Q1_reg | CLK ^          | DFFSR  | 0.276 | 0.013 |   0.869 |    0.892 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/receiveTOP/CNYS1/Q1_reg/CLK 
Endpoint:   I0/receiveTOP/CNYS1/Q1_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: d_plus                       (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.987
  Arrival Time                  1.118
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | d_plus v       |         | 0.120 |       |   0.000 |   -0.130 | 
     | U9                                   | YPAD v -> DI v | PADINC  | 0.039 | 0.125 |   0.125 |   -0.005 | 
     | I0/receiveTOP/CNYS1/FE_PHC29_nd_plus | A v -> Y v     | BUFX2   | 0.063 | 0.151 |   0.276 |    0.146 | 
     | I0/receiveTOP/CNYS1/FE_PHC26_nd_plus | A v -> Y v     | BUFX2   | 0.066 | 0.160 |   0.436 |    0.306 | 
     | I0/receiveTOP/CNYS1/FE_PHC24_nd_plus | A v -> Y v     | BUFX2   | 0.114 | 0.204 |   0.640 |    0.510 | 
     | I0/receiveTOP/CNYS1/FE_PHC21_nd_plus | A v -> Y v     | CLKBUF3 | 0.040 | 0.477 |   1.117 |    0.987 | 
     | I0/receiveTOP/CNYS1/Q1_reg           | D v            | DFFSR   | 0.040 | 0.000 |   1.118 |    0.987 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.230 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.385 | 
     | nclk__L1_I1                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.698 | 
     | nclk__L2_I6                | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.016 | 
     | I0/receiveTOP/CNYS1/Q1_reg | CLK ^          | DFFSR  | 0.302 | 0.016 |   0.902 |    1.032 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/SD/eDetect/past_d_plus_reg/CLK 
Endpoint:   I0/SD/eDetect/past_d_plus_reg/D (v) checked with  leading edge of 
'clk'
Beginpoint: SDDI                            (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.867
+ Hold                          0.050
+ Phase Shift                   0.000
= Required Time                 0.916
  Arrival Time                  1.051
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | SDDI v         |         | 0.120 |       |   0.000 |   -0.134 | 
     | U5                            | YPAD v -> DI v | PADINC  | 0.044 | 0.132 |   0.132 |   -0.002 | 
     | I0/SD/FE_PHC23_nSDDI          | A v -> Y v     | CLKBUF3 | 0.048 | 0.469 |   0.601 |    0.467 | 
     | I0/SD/FE_PHC28_nSDDI          | A v -> Y v     | BUFX2   | 0.063 | 0.153 |   0.754 |    0.620 | 
     | I0/SD/FE_PHC20_nSDDI          | A v -> Y v     | BUFX2   | 0.217 | 0.293 |   1.048 |    0.913 | 
     | I0/SD/eDetect/past_d_plus_reg | D v            | DFFSR   | 0.217 | 0.003 |   1.051 |    0.916 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.234 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.389 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.713 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    0.991 | 
     | I0/SD/eDetect/past_d_plus_reg | CLK ^          | DFFSR  | 0.276 | 0.010 |   0.867 |    1.001 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin I0/receiveTOP/EDT/past_d_plus_reg/CLK 
Endpoint:   I0/receiveTOP/EDT/past_d_plus_reg/S (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.163
+ Phase Shift                   0.000
= Required Time                 1.068
  Arrival Time                  1.275
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                   |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                   | n_rst ^        |        | 0.161 |       |   1.100 |    0.893 | 
     | U10                               | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    1.060 | 
     | I0/receiveTOP/EDT/past_d_plus_reg | S ^            | DFFSR  | 0.121 | 0.008 |   1.275 |    1.068 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                   |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                   | clk ^          |        | 0.161 |       |   0.100 |    0.307 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.461 | 
     | nclk__L1_I1                       | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.775 | 
     | nclk__L2_I6                       | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.093 | 
     | I0/receiveTOP/EDT/past_d_plus_reg | CLK ^          | DFFSR  | 0.302 | 0.019 |   0.905 |    1.112 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin I0/receiveTOP/DCD/cur_stored_reg/CLK 
Endpoint:   I0/receiveTOP/DCD/cur_stored_reg/S (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
+ Removal                       0.163
+ Phase Shift                   0.000
= Required Time                 1.069
  Arrival Time                  1.277
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |    0.891 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    1.059 | 
     | I0/receiveTOP/DCD/cur_stored_reg | S ^            | DFFSR  | 0.121 | 0.010 |   1.277 |    1.069 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.309 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.463 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.776 | 
     | nclk__L2_I6                      | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.094 | 
     | I0/receiveTOP/DCD/cur_stored_reg | CLK ^          | DFFSR  | 0.303 | 0.020 |   0.906 |    1.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/SD/eDetect/cur_d_edge_reg/CLK 
Endpoint:   I0/SD/eDetect/cur_d_edge_reg/D (v) checked with  leading edge of 
'clk'
Beginpoint: SDDI                           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.941
  Arrival Time                  1.242
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                |         |       |       |  Time   |   Time   | 
     |------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                              | SDDI ^         |         | 0.120 |       |   0.000 |   -0.302 | 
     | U5                           | YPAD ^ -> DI ^ | PADINC  | 0.045 | 0.119 |   0.119 |   -0.183 | 
     | I0/SD/FE_PHC23_nSDDI         | A ^ -> Y ^     | CLKBUF3 | 0.049 | 0.465 |   0.584 |    0.282 | 
     | I0/SD/FE_PHC28_nSDDI         | A ^ -> Y ^     | BUFX2   | 0.071 | 0.165 |   0.749 |    0.447 | 
     | I0/SD/FE_PHC20_nSDDI         | A ^ -> Y ^     | BUFX2   | 0.220 | 0.285 |   1.034 |    0.732 | 
     | I0/SD/eDetect/U5             | B ^ -> Y v     | XOR2X1  | 0.117 | 0.208 |   1.242 |    0.940 | 
     | I0/SD/eDetect/cur_d_edge_reg | D v            | DFFSR   | 0.117 | 0.000 |   1.242 |    0.941 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.402 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.556 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.881 | 
     | nclk__L2_I2                  | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    1.158 | 
     | I0/SD/eDetect/cur_d_edge_reg | CLK ^          | DFFSR  | 0.276 | 0.014 |   0.870 |    1.172 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/SD/ShiftRegister/shift_in/\out_tmp_reg[0] /
CLK 
Endpoint:   I0/SD/ShiftRegister/shift_in/\out_tmp_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDDI                                            (v) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.872
+ Hold                          0.069
+ Phase Shift                   0.000
= Required Time                 0.941
  Arrival Time                  1.316
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | SDDI v         |         | 0.120 |       |   0.000 |   -0.375 | 
     | U5                                           | YPAD v -> DI v | PADINC  | 0.044 | 0.132 |   0.132 |   -0.243 | 
     | I0/SD/FE_PHC23_nSDDI                         | A v -> Y v     | CLKBUF3 | 0.048 | 0.469 |   0.601 |    0.226 | 
     | I0/SD/FE_PHC28_nSDDI                         | A v -> Y v     | BUFX2   | 0.063 | 0.153 |   0.754 |    0.379 | 
     | I0/SD/FE_PHC20_nSDDI                         | A v -> Y v     | BUFX2   | 0.217 | 0.293 |   1.048 |    0.672 | 
     | I0/SD/ShiftRegister/shift_in/U18             | A v -> Y ^     | NAND2X1 | 0.130 | 0.158 |   1.206 |    0.830 | 
     | I0/SD/ShiftRegister/shift_in/U17             | C ^ -> Y v     | OAI21X1 | 0.125 | 0.110 |   1.316 |    0.941 | 
     | I0/SD/ShiftRegister/shift_in/\out_tmp_reg[0] | D v            | DFFSR   | 0.125 | 0.001 |   1.316 |    0.941 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |    0.475 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.629 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.954 | 
     | nclk__L2_I2                                  | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    1.232 | 
     | I0/SD/ShiftRegister/shift_in/\out_tmp_reg[0] | CLK ^          | DFFSR  | 0.277 | 0.016 |   0.872 |    1.247 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin I0/receiveTOP/TIM/BITS/cur_flag_reg/CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/cur_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.494
+ Phase Shift                   0.000
= Required Time                 1.388
  Arrival Time                  2.871
  Slack Time                    1.482
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |   -0.382 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.215 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.588 | 
     | I0/receiveTOP/FE_OFC1_nn_rst        | A v -> Y ^     | INVX4  | 0.838 | 0.773 |   2.843 |    1.361 | 
     | I0/receiveTOP/TIM/BITS/cur_flag_reg | R ^            | DFFSR  | 0.860 | 0.027 |   2.871 |    1.388 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    1.582 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.736 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.050 | 
     | nclk__L2_I9                         | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.368 | 
     | I0/receiveTOP/TIM/BITS/cur_flag_reg | CLK ^          | DFFSR  | 0.303 | 0.009 |   0.895 |    2.377 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin I0/receiveTOP/BST/ONES/cur_flag_reg/CLK 
Endpoint:   I0/receiveTOP/BST/ONES/cur_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.494
+ Phase Shift                   0.000
= Required Time                 1.388
  Arrival Time                  2.872
  Slack Time                    1.484
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |   -0.384 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.217 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.586 | 
     | I0/receiveTOP/FE_OFC1_nn_rst        | A v -> Y ^     | INVX4  | 0.838 | 0.773 |   2.843 |    1.359 | 
     | I0/receiveTOP/BST/ONES/cur_flag_reg | R ^            | DFFSR  | 0.860 | 0.029 |   2.872 |    1.388 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    1.584 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.738 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.052 | 
     | nclk__L2_I9                         | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.370 | 
     | I0/receiveTOP/BST/ONES/cur_flag_reg | CLK ^          | DFFSR  | 0.303 | 0.009 |   0.895 |    2.379 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/receiveTOP/BST/\cur_state_reg[1] /CLK 
Endpoint:   I0/receiveTOP/BST/\cur_state_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
+ Removal                       0.494
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  2.872
  Slack Time                    1.488
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |   -0.388 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.220 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.582 | 
     | I0/receiveTOP/FE_OFC1_nn_rst        | A v -> Y ^     | INVX4  | 0.838 | 0.773 |   2.843 |    1.356 | 
     | I0/receiveTOP/BST/\cur_state_reg[1] | R ^            | DFFSR  | 0.860 | 0.029 |   2.872 |    1.385 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    1.588 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.742 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.055 | 
     | nclk__L2_I9                         | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.373 | 
     | I0/receiveTOP/BST/\cur_state_reg[1] | CLK ^          | DFFSR  | 0.301 | 0.006 |   0.891 |    2.379 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/receiveTOP/BST/ONES/\cur_count_reg[1] /
CLK 
Endpoint:   I0/receiveTOP/BST/ONES/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.535
+ Phase Shift                   0.000
= Required Time                 1.438
  Arrival Time                  2.985
  Slack Time                    1.547
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.447 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.280 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.523 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.408 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[1] | R ^            | DFFSR  | 1.068 | 0.030 |   2.985 |    1.438 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.647 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.801 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.115 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.433 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.017 |   0.903 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin I0/receiveTOP/BST/ONES/\cur_count_reg[0] /
CLK 
Endpoint:   I0/receiveTOP/BST/ONES/\cur_count_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
+ Removal                       0.536
+ Phase Shift                   0.000
= Required Time                 1.438
  Arrival Time                  2.992
  Slack Time                    1.554
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.454 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.287 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.516 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.401 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[0] | R ^            | DFFSR  | 1.071 | 0.037 |   2.992 |    1.438 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.654 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.808 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.122 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.440 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.305 | 0.017 |   0.902 |    2.456 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/receiveTOP/CNYS1/Q1_reg/CLK 
Endpoint:   I0/receiveTOP/CNYS1/Q1_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
+ Removal                       0.536
+ Phase Shift                   0.000
= Required Time                 1.438
  Arrival Time                  2.997
  Slack Time                    1.559
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |   -0.459 | 
     | U10                        | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.292 | 
     | I0/FE_OFC0_nn_rst          | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.511 | 
     | I0/FE_OFC2_nn_rst          | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.396 | 
     | I0/receiveTOP/CNYS1/Q1_reg | R ^            | DFFSR  | 1.073 | 0.042 |   2.997 |    1.438 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    1.659 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.813 | 
     | nclk__L1_I1                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.126 | 
     | nclk__L2_I6                | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    2.445 | 
     | I0/receiveTOP/CNYS1/Q1_reg | CLK ^          | DFFSR  | 0.302 | 0.016 |   0.902 |    2.461 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin I0/receiveTOP/BST/CLKS/\cur_count_reg[2] /
CLK 
Endpoint:   I0/receiveTOP/BST/CLKS/\cur_count_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
+ Removal                       0.536
+ Phase Shift                   0.000
= Required Time                 1.438
  Arrival Time                  2.998
  Slack Time                    1.561
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.461 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.293 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.509 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.394 | 
     | I0/receiveTOP/BST/CLKS/\cur_count_reg[2] | R ^            | DFFSR  | 1.072 | 0.043 |   2.998 |    1.438 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.661 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.815 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.128 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.446 | 
     | I0/receiveTOP/BST/CLKS/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.305 | 0.016 |   0.901 |    2.462 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/receiveTOP/BST/CLKS/\cur_count_reg[3] /
CLK 
Endpoint:   I0/receiveTOP/BST/CLKS/\cur_count_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
+ Removal                       0.536
+ Phase Shift                   0.000
= Required Time                 1.437
  Arrival Time                  2.998
  Slack Time                    1.562
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.462 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.294 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.508 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.394 | 
     | I0/receiveTOP/BST/CLKS/\cur_count_reg[3] | R ^            | DFFSR  | 1.072 | 0.043 |   2.998 |    1.437 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.662 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.816 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.129 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.447 | 
     | I0/receiveTOP/BST/CLKS/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.305 | 0.015 |   0.900 |    2.462 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin I0/receiveTOP/BST/CLKS/\cur_count_reg[1] /
CLK 
Endpoint:   I0/receiveTOP/BST/CLKS/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
+ Removal                       0.536
+ Phase Shift                   0.000
= Required Time                 1.436
  Arrival Time                  2.999
  Slack Time                    1.563
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.463 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.296 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.507 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.392 | 
     | I0/receiveTOP/BST/CLKS/\cur_count_reg[1] | R ^            | DFFSR  | 1.072 | 0.044 |   2.999 |    1.436 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.663 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.817 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.131 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.449 | 
     | I0/receiveTOP/BST/CLKS/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.014 |   0.899 |    2.463 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/receiveTOP/BST/CLKS/\cur_count_reg[0] /
CLK 
Endpoint:   I0/receiveTOP/BST/CLKS/\cur_count_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
+ Removal                       0.537
+ Phase Shift                   0.000
= Required Time                 1.436
  Arrival Time                  3.006
  Slack Time                    1.571
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.471 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.303 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.499 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.384 | 
     | I0/receiveTOP/BST/CLKS/\cur_count_reg[0] | R ^            | DFFSR  | 1.076 | 0.051 |   3.006 |    1.436 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.671 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.825 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.138 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.456 | 
     | I0/receiveTOP/BST/CLKS/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.304 | 0.013 |   0.898 |    2.469 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] /
CLK 
Endpoint:   I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
+ Removal                       0.538
+ Phase Shift                   0.000
= Required Time                 1.439
  Arrival Time                  3.016
  Slack Time                    1.577
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.477 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.310 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.493 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.378 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] | R ^            | DFFSR  | 1.083 | 0.061 |   3.016 |    1.439 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.677 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.831 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.145 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    2.463 | 
     | I0/receiveTOP/TIM/CLKS/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.302 | 0.015 |   0.901 |    2.478 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin I0/receiveTOP/BST/CLKS/cur_flag_reg/CLK 
Endpoint:   I0/receiveTOP/BST/CLKS/cur_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.538
+ Phase Shift                   0.000
= Required Time                 1.433
  Arrival Time                  3.015
  Slack Time                    1.582
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |   -0.482 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.315 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.488 | 
     | I0/FE_OFC2_nn_rst                   | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.373 | 
     | I0/receiveTOP/BST/CLKS/cur_flag_reg | R ^            | DFFSR  | 1.080 | 0.060 |   3.015 |    1.433 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    1.682 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.836 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.150 | 
     | nclk__L2_I9                         | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.468 | 
     | I0/receiveTOP/BST/CLKS/cur_flag_reg | CLK ^          | DFFSR  | 0.303 | 0.010 |   0.895 |    2.478 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[3] /
CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
+ Removal                       0.538
+ Phase Shift                   0.000
= Required Time                 1.436
  Arrival Time                  3.020
  Slack Time                    1.583
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.483 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.316 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.487 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.372 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[3] | R ^            | DFFSR  | 1.082 | 0.065 |   3.020 |    1.436 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.683 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.837 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.151 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.469 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.304 | 0.013 |   0.898 |    2.482 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[1] /
CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
+ Removal                       0.539
+ Phase Shift                   0.000
= Required Time                 1.440
  Arrival Time                  3.025
  Slack Time                    1.584
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.484 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.317 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.485 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.371 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[1] | R ^            | DFFSR  | 1.083 | 0.070 |   3.025 |    1.440 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.684 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.839 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.152 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.470 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.016 |   0.902 |    2.486 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[2] /
CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
+ Removal                       0.538
+ Phase Shift                   0.000
= Required Time                 1.437
  Arrival Time                  3.022
  Slack Time                    1.585
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.485 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.317 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.485 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.370 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[2] | R ^            | DFFSR  | 1.082 | 0.066 |   3.022 |    1.437 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.685 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.839 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.152 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.470 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.304 | 0.013 |   0.898 |    2.483 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/receiveTOP/TIM/BITS/\cur_count_reg[0] /
CLK 
Endpoint:   I0/receiveTOP/TIM/BITS/\cur_count_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.539
+ Phase Shift                   0.000
= Required Time                 1.442
  Arrival Time                  3.028
  Slack Time                    1.585
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.485 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.318 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.485 | 
     | I0/FE_OFC2_nn_rst                        | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.370 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[0] | R ^            | DFFSR  | 1.084 | 0.073 |   3.028 |    1.442 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.685 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.839 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.153 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    2.471 | 
     | I0/receiveTOP/TIM/BITS/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.305 | 0.018 |   0.904 |    2.489 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/SD/SDController/\state_reg[1] /CLK 
Endpoint:   I0/SD/SDController/\state_reg[1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 1.416
  Arrival Time                  3.002
  Slack Time                    1.586
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |   -0.486 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.319 | 
     | I0/FE_OFC0_nn_rst                | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.484 | 
     | I0/FE_OFC3_nn_rst                | A v -> Y ^     | INVX8  | 1.045 | 0.761 |   2.831 |    1.245 | 
     | I0/SD/SDController/\state_reg[1] | R ^            | DFFSR  | 1.161 | 0.171 |   3.002 |    1.416 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    1.686 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.840 | 
     | nclk__L1_I0                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.165 | 
     | nclk__L2_I4                      | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    2.446 | 
     | I0/SD/SDController/\state_reg[1] | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.868 |    2.454 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_
reg[3] /CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.872
+ Removal                       0.558
+ Phase Shift                   0.000
= Required Time                 1.430
  Arrival Time                  3.017
  Slack Time                    1.587
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | n_rst ^        |        | 0.161 |       |   1.100 |   -0.487 | 
     | U10                                          | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.319 | 
     | I0/FE_OFC0_nn_rst                            | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.483 | 
     | I0/FE_OFC4_nn_rst                            | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    1.381 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[3] | R ^            | DFFSR  | 1.230 | 0.049 |   3.017 |    1.430 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |    1.687 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.841 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.166 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    2.447 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.281 | 0.012 |   0.872 |    2.459 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/receiveTOP/RCU/\cur_state_reg[4] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[4] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 1.416
  Arrival Time                  3.005
  Slack Time                    1.589
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |   -0.488 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.321 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.481 | 
     | I0/FE_OFC3_nn_rst                   | A v -> Y ^     | INVX8  | 1.045 | 0.761 |   2.831 |    1.243 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | R ^            | DFFSR  | 1.160 | 0.173 |   3.005 |    1.416 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    1.689 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.843 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.167 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    2.448 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.869 |    2.457 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/MCU/\state_reg[3] /CLK 
Endpoint:   I0/MCU/\state_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 1.416
  Arrival Time                  3.006
  Slack Time                    1.590
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | n_rst ^        |        | 0.161 |       |   1.100 |   -0.490 | 
     | U10                  | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.322 | 
     | I0/FE_OFC0_nn_rst    | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.480 | 
     | I0/FE_OFC3_nn_rst    | A v -> Y ^     | INVX8  | 1.045 | 0.761 |   2.831 |    1.241 | 
     | I0/MCU/\state_reg[3] | R ^            | DFFSR  | 1.160 | 0.175 |   3.006 |    1.416 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    1.690 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.844 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.169 | 
     | nclk__L2_I4          | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    2.450 | 
     | I0/MCU/\state_reg[3] | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.868 |    2.458 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[10] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
+ Removal                       0.569
+ Phase Shift                   0.000
= Required Time                 1.475
  Arrival Time                  3.073
  Slack Time                    1.598
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |   -0.498 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.331 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.472 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    1.353 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[10] | R ^            | DFFSR  | 1.264 | 0.122 |   3.073 |    1.475 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |    1.698 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.852 | 
     | nclk__L1_I1                                    | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.166 | 
     | nclk__L2_I8                                    | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    2.493 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.320 | 0.011 |   0.906 |    2.504 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/SD/SDController/\state_reg[4] /CLK 
Endpoint:   I0/SD/SDController/\state_reg[4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Removal                       0.548
+ Phase Shift                   0.000
= Required Time                 1.417
  Arrival Time                  3.017
  Slack Time                    1.599
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |   -0.499 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.332 | 
     | I0/FE_OFC0_nn_rst                | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.470 | 
     | I0/FE_OFC3_nn_rst                | A v -> Y ^     | INVX8  | 1.045 | 0.761 |   2.831 |    1.232 | 
     | I0/SD/SDController/\state_reg[4] | R ^            | DFFSR  | 1.160 | 0.185 |   3.017 |    1.417 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    1.699 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.854 | 
     | nclk__L1_I0                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.178 | 
     | nclk__L2_I4                      | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    2.459 | 
     | I0/SD/SDController/\state_reg[4] | CLK ^          | DFFSR  | 0.281 | 0.010 |   0.869 |    2.469 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/transmit/STOP_CLOCK_GEN/CLOCKS/\cur_
count_reg[2] /CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/CLOCKS/\cur_count_reg[2] /R (^) checked 
with  leading edge of 'clk'
Beginpoint: n_rst                                                  (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.569
+ Phase Shift                   0.000
= Required Time                 1.475
  Arrival Time                  3.076
  Slack Time                    1.601
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |   -0.501 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.334 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.469 | 
     | I0/FE_OFC6_nn_rst                                  | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    1.350 | 
     | I0/transmit/STOP_CLOCK_GEN/CLOCKS/\cur_count_reg[2 | R ^            | DFFSR  | 1.262 | 0.125 |   3.076 |    1.475 | 
     | ]                                                  |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |    1.701 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.855 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.168 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    2.496 | 
     | I0/transmit/STOP_CLOCK_GEN/CLOCKS/\cur_count_reg[2 | CLK ^          | DFFSR  | 0.321 | 0.012 |   0.907 |    2.508 | 
     | ]                                                  |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/transmit/STOP_CLOCK_GEN/CLOCKS/\cur_
count_reg[1] /CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/CLOCKS/\cur_count_reg[1] /R (^) checked 
with  leading edge of 'clk'
Beginpoint: n_rst                                                  (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.568
+ Phase Shift                   0.000
= Required Time                 1.475
  Arrival Time                  3.080
  Slack Time                    1.605
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |   -0.505 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.337 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.465 | 
     | I0/FE_OFC6_nn_rst                                  | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    1.346 | 
     | I0/transmit/STOP_CLOCK_GEN/CLOCKS/\cur_count_reg[1 | R ^            | DFFSR  | 1.260 | 0.129 |   3.080 |    1.475 | 
     | ]                                                  |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |    1.705 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.859 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.172 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    2.500 | 
     | I0/transmit/STOP_CLOCK_GEN/CLOCKS/\cur_count_reg[1 | CLK ^          | DFFSR  | 0.321 | 0.012 |   0.907 |    2.512 | 
     | ]                                                  |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/receiveTOP/RCU/\cur_state_reg[5] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
+ Removal                       0.553
+ Phase Shift                   0.000
= Required Time                 1.429
  Arrival Time                  3.035
  Slack Time                    1.606
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |   -0.506 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.338 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.464 | 
     | I0/FE_OFC3_nn_rst                   | A v -> Y ^     | INVX8  | 1.045 | 0.761 |   2.831 |    1.225 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | R ^            | DFFSR  | 1.154 | 0.204 |   3.035 |    1.429 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    1.706 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.860 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    2.173 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.295 | 0.300 |   0.867 |    2.473 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^          | DFFSR  | 0.301 | 0.009 |   0.876 |    2.482 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/MCU/\state_reg[0] /CLK 
Endpoint:   I0/MCU/\state_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
+ Removal                       0.558
+ Phase Shift                   0.000
= Required Time                 1.427
  Arrival Time                  3.033
  Slack Time                    1.606
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | n_rst ^        |        | 0.161 |       |   1.100 |   -0.506 | 
     | U10                  | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.339 | 
     | I0/FE_OFC0_nn_rst    | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.464 | 
     | I0/FE_OFC4_nn_rst    | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    1.362 | 
     | I0/MCU/\state_reg[0] | R ^            | DFFSR  | 1.239 | 0.065 |   3.033 |    1.427 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    1.706 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.860 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.185 | 
     | nclk__L2_I4          | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    2.466 | 
     | I0/MCU/\state_reg[0] | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.868 |    2.474 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[1] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Removal                       0.558
+ Phase Shift                   0.000
= Required Time                 1.427
  Arrival Time                  3.034
  Slack Time                    1.607
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |   -0.507 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.339 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.463 | 
     | I0/FE_OFC4_nn_rst                             | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    1.361 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[1] | R ^            | DFFSR  | 1.239 | 0.066 |   3.034 |    1.427 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    1.707 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.861 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.186 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    2.466 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.869 |    2.476 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/SD/SDController/LoadFIFO/cur_flag_reg/
CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/cur_flag_reg/R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Removal                       0.558
+ Phase Shift                   0.000
= Required Time                 1.427
  Arrival Time                  3.034
  Slack Time                    1.607
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |   -0.507 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.339 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.463 | 
     | I0/FE_OFC4_nn_rst                        | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    1.361 | 
     | I0/SD/SDController/LoadFIFO/cur_flag_reg | R ^            | DFFSR  | 1.239 | 0.066 |   3.034 |    1.427 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    1.707 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.861 | 
     | nclk__L1_I0                              | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.186 | 
     | nclk__L2_I4                              | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    2.466 | 
     | I0/SD/SDController/LoadFIFO/cur_flag_reg | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.869 |    2.476 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/receiveTOP/CNYS2/Q2_reg/CLK 
Endpoint:   I0/receiveTOP/CNYS2/Q2_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  3.005
  Slack Time                    1.607
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |   -0.507 | 
     | U10                        | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.340 | 
     | I0/FE_OFC0_nn_rst          | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.463 | 
     | I0/FE_OFC2_nn_rst          | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.348 | 
     | I0/receiveTOP/CNYS2/Q2_reg | R ^            | DFFSR  | 1.077 | 0.050 |   3.005 |    1.398 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    1.707 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.861 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.186 | 
     | nclk__L2_I2                | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    2.463 | 
     | I0/receiveTOP/CNYS2/Q2_reg | CLK ^          | DFFSR  | 0.276 | 0.013 |   0.869 |    2.476 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/SD/SDController/\state_reg[0] /CLK 
Endpoint:   I0/SD/SDController/\state_reg[0] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Removal                       0.558
+ Phase Shift                   0.000
= Required Time                 1.427
  Arrival Time                  3.035
  Slack Time                    1.607
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |   -0.507 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.340 | 
     | I0/FE_OFC0_nn_rst                | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.463 | 
     | I0/FE_OFC4_nn_rst                | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    1.361 | 
     | I0/SD/SDController/\state_reg[0] | R ^            | DFFSR  | 1.239 | 0.067 |   3.035 |    1.427 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    1.707 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.861 | 
     | nclk__L1_I0                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.186 | 
     | nclk__L2_I4                      | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    2.467 | 
     | I0/SD/SDController/\state_reg[0] | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.869 |    2.476 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/receiveTOP/CNYS2/Q1_reg/CLK 
Endpoint:   I0/receiveTOP/CNYS2/Q1_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  3.006
  Slack Time                    1.608
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |   -0.508 | 
     | U10                        | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.340 | 
     | I0/FE_OFC0_nn_rst          | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.462 | 
     | I0/FE_OFC2_nn_rst          | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.347 | 
     | I0/receiveTOP/CNYS2/Q1_reg | R ^            | DFFSR  | 1.077 | 0.050 |   3.006 |    1.398 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    1.708 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.862 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.186 | 
     | nclk__L2_I2                | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    2.464 | 
     | I0/receiveTOP/CNYS2/Q1_reg | CLK ^          | DFFSR  | 0.276 | 0.013 |   0.869 |    2.477 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/SD/myTimer/smallCounter/cur_flag_reg/CLK 
Endpoint:   I0/SD/myTimer/smallCounter/cur_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  3.006
  Slack Time                    1.609
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |   -0.509 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.341 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.461 | 
     | I0/FE_OFC2_nn_rst                       | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.347 | 
     | I0/SD/myTimer/smallCounter/cur_flag_reg | R ^            | DFFSR  | 1.078 | 0.051 |   3.006 |    1.398 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    1.709 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.863 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.187 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    2.465 | 
     | I0/SD/myTimer/smallCounter/cur_flag_reg | CLK ^          | DFFSR  | 0.276 | 0.013 |   0.869 |    2.477 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/SD/myTimer/bigCounter/\cur_count_reg[2] /
CLK 
Endpoint:   I0/SD/myTimer/bigCounter/\cur_count_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  3.007
  Slack Time                    1.609
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |   -0.509 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.341 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.461 | 
     | I0/FE_OFC2_nn_rst                          | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.346 | 
     | I0/SD/myTimer/bigCounter/\cur_count_reg[2] | R ^            | DFFSR  | 1.078 | 0.052 |   3.007 |    1.398 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    1.709 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.863 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.188 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    2.465 | 
     | I0/SD/myTimer/bigCounter/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.276 | 0.013 |   0.870 |    2.478 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/SD/myTimer/smallCounter/\cur_count_
reg[0] /CLK 
Endpoint:   I0/SD/myTimer/smallCounter/\cur_count_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.397
  Arrival Time                  3.006
  Slack Time                    1.609
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | n_rst ^        |        | 0.161 |       |   1.100 |   -0.509 | 
     | U10                                          | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.342 | 
     | I0/FE_OFC0_nn_rst                            | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.461 | 
     | I0/FE_OFC2_nn_rst                            | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.346 | 
     | I0/SD/myTimer/smallCounter/\cur_count_reg[0] | R ^            | DFFSR  | 1.077 | 0.051 |   3.006 |    1.397 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |    1.709 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.863 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.188 | 
     | nclk__L2_I2                                  | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    2.465 | 
     | I0/SD/myTimer/smallCounter/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.276 | 0.012 |   0.868 |    2.477 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[0] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[0] /R (^) checked 
with  leading edge of 'clk'
Beginpoint: n_rst                                               (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
+ Removal                       0.553
+ Phase Shift                   0.000
= Required Time                 1.436
  Arrival Time                  3.046
  Slack Time                    1.610
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | n_rst ^        |        | 0.161 |       |   1.100 |   -0.510 | 
     | U10                                              | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.342 | 
     | I0/FE_OFC0_nn_rst                                | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.460 | 
     | I0/FE_OFC3_nn_rst                                | A v -> Y ^     | INVX8  | 1.045 | 0.761 |   2.831 |    1.222 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[0] | R ^            | DFFSR  | 1.156 | 0.214 |   3.046 |    1.436 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                  |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                  | clk ^          |        | 0.161 |       |   0.100 |    1.710 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.864 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.189 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    2.471 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.299 | 0.022 |   0.883 |    2.493 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/SD/myTimer/bigCounter/\cur_count_reg[1] /
CLK 
Endpoint:   I0/SD/myTimer/bigCounter/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.867
+ Removal                       0.529
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  3.007
  Slack Time                    1.611
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |   -0.511 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |   -0.343 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    0.459 | 
     | I0/FE_OFC2_nn_rst                          | A v -> Y ^     | INVX8  | 1.044 | 0.885 |   2.955 |    1.344 | 
     | I0/SD/myTimer/bigCounter/\cur_count_reg[1] | R ^            | DFFSR  | 1.078 | 0.052 |   3.007 |    1.396 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    1.711 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.865 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    2.190 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    2.467 | 
     | I0/SD/myTimer/bigCounter/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.276 | 0.011 |   0.867 |    2.478 | 
     +-----------------------------------------------------------------------------------------------------------+ 

