#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Feb 25 21:54:36 2016
# Process ID: 5212
# Log file: D:/vivadoprojects/armqp/memory_controller_IP_Block/memory_controller_IP_Block.runs/synth_1/barrel_mem_interface.vds
# Journal file: D:/vivadoprojects/armqp/memory_controller_IP_Block/memory_controller_IP_Block.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source barrel_mem_interface.tcl -notrace
Command: synth_design -top barrel_mem_interface -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 269.070 ; gain = 85.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'barrel_mem_interface' [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:21]
WARNING: [Synth 8-639] system function call 'floor' not supported [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:47]
	Parameter buf_capacity bound to: 67584 - type: integer 
	Parameter width bound to: 1080 - type: integer 
	Parameter height bound to: 960 - type: integer 
	Parameter min_rows_in_buffer bound to: 60 - type: integer 
	Parameter min_items_in_buffer bound to: 64800 - type: integer 
	Parameter max_rows_in_buffer bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/vivadoprojects/armqp/memory_controller_IP_Block/memory_controller_IP_Block.runs/synth_1/.Xil/Vivado-5212-Andrew-PC/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (1#1) [D:/vivadoprojects/armqp/memory_controller_IP_Block/memory_controller_IP_Block.runs/synth_1/.Xil/Vivado-5212-Andrew-PC/realtime/blk_mem_gen_0_stub.v:7]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (17) of module 'blk_mem_gen_0' [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:190]
WARNING: [Synth 8-689] width (18) of port connection 'addrb' does not match port width (17) of module 'blk_mem_gen_0' [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:193]
WARNING: [Synth 8-639] system function call 'floor' not supported [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:47]
INFO: [Synth 8-256] done synthesizing module 'barrel_mem_interface' (2#1) [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 303.352 ; gain = 120.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 303.352 ; gain = 120.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 617.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 617.203 ; gain = 434.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 617.203 ; gain = 434.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 617.203 ; gain = 434.113
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:114]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 617.203 ; gain = 434.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module barrel_mem_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 617.203 ; gain = 434.113
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'HeadX_reg[11:0]' into 'HeadX_reg[11:0]' [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:76]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrrd_reg' and it is trimmed from '18' to '17' bits. [D:/vivadoprojects/armqp/src/hdl/barrel_mem_interface.v:80]
DSP Report: Generating DSP lookbackdistance1, operation Mode is: A*(B:0x438).
DSP Report: operator lookbackdistance1 is absorbed into DSP lookbackdistance1.
DSP Report: Generating DSP lookbackdistance, operation Mode is: PCIN+(A:0x0):B2+(C:0x438).
DSP Report: register HeadX_reg is absorbed into DSP lookbackdistance.
DSP Report: operator lookbackdistance is absorbed into DSP lookbackdistance.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 617.203 ; gain = 434.113
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 617.203 ; gain = 434.113

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+---------------------+---------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping               | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+---------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|barrel_mem_interface | A*(B:0x438)               | No           | 18     | 11     | 48     | 25     | 29     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|barrel_mem_interface | PCIN+(A:0x0):B2+(C:0x438) | No           | 30     | 12     | 11     | -1     | -1     | 0    | 1    | 0    | 1    | 1     | 0    | 0    | 
+---------------------+---------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.203 ; gain = 434.113
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.203 ; gain = 434.113

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.203 ; gain = 434.113
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 639.465 ; gain = 456.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 639.465 ; gain = 456.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 661.684 ; gain = 478.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 661.684 ; gain = 478.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 661.684 ; gain = 478.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 661.684 ; gain = 478.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 661.684 ; gain = 478.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 661.684 ; gain = 478.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |    41|
|4     |DSP48E1       |     1|
|5     |DSP48E1_1     |     1|
|6     |LUT1          |    70|
|7     |LUT2          |    76|
|8     |LUT3          |    48|
|9     |LUT4          |    57|
|10    |LUT5          |    33|
|11    |LUT6          |    28|
|12    |FDRE          |   116|
|13    |IBUF          |    46|
|14    |OBUF          |    21|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   555|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 661.684 ; gain = 478.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 661.684 ; gain = 124.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 661.684 ; gain = 478.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 661.684 ; gain = 439.680
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 661.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 25 21:55:20 2016...
