<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VFCMADDCPH/VFMADDCPH - Complex Multiply and Accumulate FP16 Values </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VFCMADDCPH/VFMADDCPH - Complex Multiply and Accumulate FP16 Values </div>
<div id="body">
<h1>VFCMADDCPH/VFMADDCPH—Complex Multiply and Accumulate FP16 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.128.F2.MAP6.W0 56 /r VFCMADDCPH xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Complex multiply a pair of FP16 values from xmm2 and xmm3/m128/m32bcst, add to xmm1 and store the result in xmm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.256.F2.MAP6.W0 56 /r VFCMADDCPH ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Complex multiply a pair of FP16 values from ymm2 and ymm3/m256/m32bcst, add to ymm1 and store the result in ymm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.512.F2.MAP6.W0 56 /r VFCMADDCPH zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst {er}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Complex multiply a pair of FP16 values from zmm2 and zmm3/m512/m32bcst, add to zmm1 and store the result in zmm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.128.F3.MAP6.W0 56 /r VFMADDCPH xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Complex multiply a pair of FP16 values from xmm2 and the complex conjugate of xmm3/m128/m32bcst, add to xmm1 and store the result in xmm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.256.F3.MAP6.W0 56 /r VFMADDCPH ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16 AVX512VL</td>
<td>Complex multiply a pair of FP16 values from ymm2 and the complex conjugate of ymm3/m256/m32bcst, add to ymm1 and store the result in ymm1 subject to writemask k1.</td></tr>
<tr>
<td>EVEX.512.F3.MAP6.W0 56 /r VFMADDCPH zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst {er}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Complex multiply a pair of FP16 values from zmm2 and the complex conjugate of zmm3/m512/m32bcst, add to zmm1 and store the result in zmm1 subject to writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Full</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction performs a complex multiply and accumulate operation. There are normal and complex conjugate forms of the operation.</p>
<p>The broadcasting and masking for this operation is done on 32-bit quantities representing a pair of FP16 values.</p>
<p>Rounding is performed at every FMA (fused multiply and add) boundary. Execution occurs as if all MXCSR excep-tions are masked. MXCSR status bits are updated to reflect exceptional conditions.</p>
<p><strong>Operation</strong></p>
<p><strong>VFMADDCPH dest{k1}, src1, src2 (AVX512)</strong></p>
<p>VL = 128, 256, 512</p>
<p>KL := VL / 32</p>
<p>FOR i := 0 to KL-1:</p>
<p>IF k1[i] or *no writemask*:</p>
<p>IF broadcasting and src2 is memory:</p>
<p>tsrc2.fp16[2*i+0] := src2.fp16[0]</p>
<p>tsrc2.fp16[2*i+1] := src2.fp16[1]</p>
<p>ELSE:</p>
<p>tsrc2.fp16[2*i+0] := src2.fp16[2*i+0]</p>
<p>tsrc2.fp16[2*i+1] := src2.fp16[2*i+1]</p>
<p>FOR i := 0 to KL-1:</p>
<p>IF k1[i] or *no writemask*:</p>
<p>tmp[2*i+0] := dest.fp16[2*i+0] + src1.fp16[2*i+0] * tsrc2.fp16[2*i+0]</p>
<p>tmp[2*i+1] := dest.fp16[2*i+1] + src1.fp16[2*i+1] * tsrc2.fp16[2*i+0]</p>
<p>FOR i := 0 to KL-1:</p>
<p>IF k1[i] or *no writemask*:</p>
<p>// non-conjugate version subtracts even term</p>
<p>dest.fp16[2*i+0] := tmp[2*i+0] - src1.fp16[2*i+1] * tsrc2.fp16[2*i+1]</p>
<p>dest.fp16[2*i+1] := tmp[2*i+1] + src1.fp16[2*i+0] * tsrc2.fp16[2*i+1]</p>
<p>ELSE IF *zeroing*:</p>
<p>dest.fp16[2*i+0] := 0</p>
<p>dest.fp16[2*i+1] := 0</p>
<p>DEST[MAXVL-1:VL] := 0</p>
<p><strong>VFCMADDCPH dest{k1}, src1, src2 (AVX512)</strong></p>
<p>VL = 128, 256, 512</p>
<p>KL := VL / 32</p>
<p>FOR i := 0 to KL-1:</p>
<p>IF k1[i] or *no writemask*:</p>
<p>IF broadcasting and src2 is memory:</p>
<p>tsrc2.fp16[2*i+0] := src2.fp16[0]</p>
<p>tsrc2.fp16[2*i+1] := src2.fp16[1]</p>
<p>ELSE:</p>
<p>tsrc2.fp16[2*i+0] := src2.fp16[2*i+0]</p>
<p>tsrc2.fp16[2*i+1] := src2.fp16[2*i+1]</p>
<p>FOR i := 0 to KL-1:</p>
<p>IF k1[i] or *no writemask*:</p>
<p>tmp[2*i+0] := dest.fp16[2*i+0] + src1.fp16[2*i+0] * tsrc2.fp16[2*i+0]</p>
<p>tmp[2*i+1] := dest.fp16[2*i+1] + src1.fp16[2*i+1] * tsrc2.fp16[2*i+0]</p>
<p>FOR i := 0 to KL-1:</p>
<p>IF k1[i] or *no writemask*:</p>
<p>// conjugate version subtracts odd final term</p>
<p>dest.fp16[2*i+0] := tmp[2*i+0] + src1.fp16[2*i+1] * tsrc2.fp16[2*i+1]</p>
<p>dest.fp16[2*i+1] := tmp[2*i+1] - src1.fp16[2*i+0] * tsrc2.fp16[2*i+1]</p>
<p>ELSE IF *zeroing*:</p>
<p>dest.fp16[2*i+0] := 0</p>
<p>dest.fp16[2*i+1] := 0</p>
<p>DEST[MAXVL-1:VL] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VFCMADDCPH __m128h _mm_fcmadd_pch (__m128h a, __m128h b, __m128h c);</p>
<p>VFCMADDCPH __m128h _mm_mask_fcmadd_pch (__m128h a, __mmask8 k, __m128h b, __m128h c);</p>
<p>VFCMADDCPH __m128h _mm_mask3_fcmadd_pch (__m128h a, __m128h b, __m128h c, __mmask8 k);</p>
<p>VFCMADDCPH __m128h _mm_maskz_fcmadd_pch (__mmask8 k, __m128h a, __m128h b, __m128h c);</p>
<p>VFCMADDCPH __m256h _mm256_fcmadd_pch (__m256h a, __m256h b, __m256h c);</p>
<p>VFCMADDCPH __m256h _mm256_mask_fcmadd_pch (__m256h a, __mmask8 k, __m256h b, __m256h c);</p>
<p>VFCMADDCPH __m256h _mm256_mask3_fcmadd_pch (__m256h a, __m256h b, __m256h c, __mmask8 k);</p>
<p>VFCMADDCPH __m256h _mm256_maskz_fcmadd_pch (__mmask8 k, __m256h a, __m256h b, __m256h c);</p>
<p>VFCMADDCPH __m512h _mm512_fcmadd_pch (__m512h a, __m512h b, __m512h c);</p>
<p>VFCMADDCPH __m512h _mm512_mask_fcmadd_pch (__m512h a, __mmask16 k, __m512h b, __m512h c);</p>
<p>VFCMADDCPH __m512h _mm512_mask3_fcmadd_pch (__m512h a, __m512h b, __m512h c, __mmask16 k);</p>
<p>VFCMADDCPH __m512h _mm512_maskz_fcmadd_pch (__mmask16 k, __m512h a, __m512h b, __m512h c);</p>
<p>VFCMADDCPH __m512h _mm512_fcmadd_round_pch (__m512h a, __m512h b, __m512h c, const int rounding);</p>
<p>VFCMADDCPH __m512h _mm512_mask_fcmadd_round_pch (__m512h a, __mmask16 k, __m512h b, __m512h c, const int rounding);</p>
<p>VFCMADDCPH __m512h _mm512_mask3_fcmadd_round_pch (__m512h a, __m512h b, __m512h c, __mmask16 k, const int rounding);</p>
<p>VFCMADDCPH __m512h _mm512_maskz_fcmadd_round_pch (__mmask16 k, __m512h a, __m512h b, __m512h c, const int rounding);</p>
<p>VFMADDCPH __m128h _mm_fmadd_pch (__m128h a, __m128h b, __m128h c);</p>
<p>VFMADDCPH __m128h _mm_mask_fmadd_pch (__m128h a, __mmask8 k, __m128h b, __m128h c);</p>
<p>VFMADDCPH __m128h _mm_mask3_fmadd_pch (__m128h a, __m128h b, __m128h c, __mmask8 k);</p>
<p>VFMADDCPH __m128h _mm_maskz_fmadd_pch (__mmask8 k, __m128h a, __m128h b, __m128h c);</p>
<p>VFMADDCPH __m256h _mm256_fmadd_pch (__m256h a, __m256h b, __m256h c);</p>
<p>VFMADDCPH __m256h _mm256_mask_fmadd_pch (__m256h a, __mmask8 k, __m256h b, __m256h c);</p>
<p>VFMADDCPH __m256h _mm256_mask3_fmadd_pch (__m256h a, __m256h b, __m256h c, __mmask8 k);</p>
<p>VFMADDCPH __m256h _mm256_maskz_fmadd_pch (__mmask8 k, __m256h a, __m256h b, __m256h c);</p>
<p>VFMADDCPH __m512h _mm512_fmadd_pch (__m512h a, __m512h b, __m512h c);</p>
<p>VFMADDCPH __m512h _mm512_mask_fmadd_pch (__m512h a, __mmask16 k, __m512h b, __m512h c);</p>
<p>VFMADDCPH __m512h _mm512_mask3_fmadd_pch (__m512h a, __m512h b, __m512h c, __mmask16 k);</p>
<p>VFMADDCPH __m512h _mm512_maskz_fmadd_pch (__mmask16 k, __m512h a, __m512h b, __m512h c);</p>
<p>VFMADDCPH __m512h _mm512_fmadd_round_pch (__m512h a, __m512h b, __m512h c, const int rounding);</p>
<p>VFMADDCPH __m512h _mm512_mask_fmadd_round_pch (__m512h a, __mmask16 k, __m512h b, __m512h c, const int rounding);</p>
<p>VFMADDCPH __m512h _mm512_mask3_fmadd_round_pch (__m512h a, __m512h b, __m512h c, __mmask16 k, const int rounding);</p>
<p>VFMADDCPH __m512h _mm512_maskz_fmadd_round_pch (__mmask16 k, __m512h a, __m512h b, __m512h c, const int rounding);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Underflow, Overflow, Precision, Denormal.</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-49, “Type E4 Class Exception Conditions.”</p>
<p>Additionally:</p>
<table>
<tr>
<td>#UD</td>
<td>If (dest_reg == src1_reg) or (dest_reg == src2_reg).</td></tr></table></div></body></html>