IP,Test_Name,Status,Remarks
RTL_SIM,test_shift_reg_21_test_shift_reg_21_FCB,Passed,
RTL_SIM,soc_top_test_dsp_multiplier_accum_with_add_and_sub_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,test_down_counter_test_down_counter_FCB,Passed,
RTL_SIM,soc_top_test_dsp_mul_signed_reg_active_low_sync_reset_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,test_ring_counter_test_ring_counter_FCB,Passed,
RTL_SIM,soc_top_test_iir_tap4_unsigned_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,ctrl_a_inc_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,soc_top_test_and6reg_FCB,Passed,
RTL_SIM,soc_top_test_dsp_mul_signed_reg_active_low_async_reset_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,test_shift_reg_20_test_shift_reg_20_FCB,Passed,
RTL_SIM,soc_top_test_add16bit_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_dsp_mul_signed_reg_with_accum_output_is_reg_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_systolic_array_matmul_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_andorxor_FCB,Passed,
RTL_SIM,soc_top_test_dsp_mul_signed_reg_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_input_to_adder_and_mul_A_input_wrt_feedback_i_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_dsp_mul_unsigned_reg_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_three_mult_14x10_unsigned_FCB,Passed,
RTL_SIM,soc_top_test_mult_16bit_ioreg_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_and6_FCB,Passed,
RTL_SIM,test_shift_reg_test_shift_reg_FCB,Passed,
RTL_SIM,ctrl_s_inc_d_test__PL,Passed,
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_regin_FCB,Passed,
RTL_SIM,parity_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,soc_top_test_mac_32_preacc_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mux2_1_FCB,Passed,
RTL_SIM,soc_top_test_mul_and_reflect_input_B_as_registered_out_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mac_32_sclr_FCB,Passed,
RTL_SIM,test_up_counter_sync_test_up_counter_sync_FCB,Failed,"UVM_ERROR ../../tb_src/uvcs/clb_design_uvc/scoreboards/scoreboard_up_counter_async.sv(50) @ 523084000: uvm_test_top.top0.cnt_uvc_env.sb0 [SCOREBOARD ] ACTUAL AND EXPECTED OUTPUTS ARE NOT EQUAL
"
RTL_SIM,soc_top_test_accum_output_shifted_saturated_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_dsp_mul_signed_comb_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_accum_output_shifted_rounded_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mult_28x20_unsigned_regin_FCB,Passed,
RTL_SIM,test_shift_reg_2161_test_shift_reg_2161_FCB,Passed,
RTL_SIM,soc_top_test_mult_8bit_FCB,Passed,
RTL_SIM,soc_top_test_dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,test_up_counter16_async_test_up_counter16_async_FCB,Failed,"UVM_ERROR ../../tb_src/uvcs/clb_design_uvc/scoreboards/scoreboard_up_counter_async.sv(50) @ 523076000: uvm_test_top.top0.cnt_uvc_env.sb0 [SCOREBOARD ] ACTUAL AND EXPECTED OUTPUTS ARE NOT EQUAL
"
RTL_SIM,soc_top_test_mult_16_signed_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_accumulator_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,calibrate_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,test_shift_reg_32_test_shift_reg_32_FCB,Passed,
RTL_SIM,soc_top_test_mult_28x20_unsigned_FCB,Passed,
RTL_SIM,soc_top_test_mac_32_FCB,Passed,
RTL_SIM,soc_top_test_load_accum_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_dsp_mul_signed_reg_with_accum_output_is_not_reg_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_add8bit_ior_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_add8bit_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mult_14x10_unsigned_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,fail_bist_test__PL,Passed,
RTL_SIM,soc_top_test_dsp_mul_signed_in_not_reg_with_accum_output_is_reg_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mux4_1_FCB,Passed,
RTL_SIM,soc_top_test_instantiate_mul_in_accum_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mux8_1_FCB,Passed,
RTL_SIM,test_gray_counter_test_gray_counter_FCB,Passed,
RTL_SIM,soc_top_test_xor5_FCB,Passed,
RTL_SIM,soc_top_test_multiplier_adder_wrt_Reg_input_i_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_add_8bit_cout_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mac_32_preacc_clr_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_fir_tap4_unsigned_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,test_shift_reg_2160_test_shift_reg_2160_FCB,Passed,
RTL_SIM,soc_top_test_dsp_mul_signed_in_not_reg_out_is_reg_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_dsp_mul_signed_reg_with_accum_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_add_shifted_input_to_the_mul_output_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,split_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,register_wr_test__PL,FATAL,"UVM_FATAL /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1512) @ 10000000000: reporter [PH_TIMEOUT] Explicit timeout of 10000000000 hit, indicating a probable testbench issue
"
RTL_SIM,soc_top_test_two_mult_14x10_unsigned_regin_FCB,FATAL,"UVM_FATAL /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1512) @ 10000000000: reporter [PH_TIMEOUT] Explicit timeout of 10000000000 hit, indicating a probable testbench issue
"
RTL_SIM,soc_top_test_d_latch_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_dsp_mul_signed_reg_output_is_not_reg_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,pl_ram_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/apb-vip-workspace/apb_vip_master/apb_demo_scoreboard.sv(127) @ 20763000: uvm_test_top.top0.pcb_env.apb_master.scoreboard0 [apb_demo_scoreboard] Read Data MisMatch :: ------
"
RTL_SIM,ctrl_s_inc_test__PL,Failed,"UVM_ERROR ../../tb_src/uvcs/FCB_PCB_SS/tb_src/top/scoreboard.sv(220) @ 283000: uvm_test_top.top0.pcb_env.scb [Odd Parity pl_data Write:[34]] Data MisMatch :: ------
"
RTL_SIM,soc_top_test_mult_16bit_outreg_FCB,Passed,
RTL_SIM,soc_top_test_and2_FCB,Passed,
RTL_SIM,soc_top_test_dsp_mul_unsigned_comb_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_dsp_multiplier_accum_with_add_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_APB_Master_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,soc_top_test_mac_32_arst_FCB,Passed,
RTL_SIM,soc_top_test_mult_16bit_inreg_FCB,Passed,
RTL_SIM,enable_test__PL,Passed,
RTL_SIM,soc_top_test_reg_and_not_reg_input_mul_with_accum_FCB,Failed,"                TEST_FAILED             
"
RTL_SIM,bist_test__PL,Passed,
RTL_SIM,test_johnson_counter_test_johnson_counter_FCB,Passed,
RTL_SIM,soc_top_test_mux16_1_FCB,Passed,
RTL_SIM,soc_top_test_d_latch_rs_FCB,Passed,
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_FCB,Passed,
