===========
FPGA logic
===========

.. image:: ../assets/logic_structure.svg

.. _fpga_layer:

.. toctree::
    :maxdepth: 2
    :caption: FPGA layer

    Interconnect
    simplebus
    communication
    acquisition_signal_processing
    controls


