In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMDWARFLinker.a_clang_-O0:

DWARFLinkerCompileUnit.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm11CompileUnit11getLanguageEv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrh	w9, [x8, #730]
  18:	str	x8, [sp, #8]
  1c:	cbnz	w9, 70 <_ZN4llvm11CompileUnit11getLanguageEv+0x70>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
  28:	mov	w8, #0x1                   	// #1
  2c:	and	w1, w8, #0x1
  30:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
  34:	sub	x9, x29, #0x18
  38:	stur	x0, [x29, #-24]
  3c:	stur	x1, [x29, #-16]
  40:	add	x10, sp, #0x10
  44:	mov	x8, x10
  48:	mov	x0, x9
  4c:	mov	w1, #0x13                  	// #19
  50:	str	x10, [sp]
  54:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
  58:	ldr	x0, [sp]
  5c:	mov	x8, xzr
  60:	mov	x1, x8
  64:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
  68:	ldr	x8, [sp, #8]
  6c:	strh	w0, [x8, #730]
  70:	ldr	x8, [sp, #8]
  74:	ldrh	w0, [x8, #730]
  78:	ldp	x29, x30, [sp, #96]
  7c:	add	sp, sp, #0x70
  80:	ret

0000000000000084 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv>:
  84:	sub	sp, sp, #0x160
  88:	stp	x29, x30, [sp, #320]
  8c:	str	x28, [sp, #336]
  90:	add	x29, sp, #0x140
  94:	stur	x0, [x29, #-8]
  98:	ldur	x8, [x29, #-8]
  9c:	stur	wzr, [x29, #-12]
  a0:	mov	x0, x8
  a4:	str	x8, [sp, #56]
  a8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
  ac:	ldr	x8, [sp, #56]
  b0:	add	x9, x8, #0x10
  b4:	stur	x9, [x29, #-24]
  b8:	ldur	x0, [x29, #-24]
  bc:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
  c0:	stur	x0, [x29, #-32]
  c4:	ldur	x0, [x29, #-24]
  c8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
  cc:	stur	x0, [x29, #-40]
  d0:	sub	x0, x29, #0x20
  d4:	sub	x1, x29, #0x28
  d8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
  dc:	tbnz	w0, #0, e4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x60>
  e0:	b	2d8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x254>
  e4:	sub	x0, x29, #0x20
  e8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
  ec:	stur	x0, [x29, #-48]
  f0:	ldur	x8, [x29, #-48]
  f4:	ldrb	w9, [x8, #28]
  f8:	mov	w10, #0x2                   	// #2
  fc:	lsr	w9, w9, w10
 100:	mov	w10, #0x1                   	// #1
 104:	and	w9, w9, #0x1
 108:	eor	w9, w9, w10
 10c:	ldur	x8, [x29, #-48]
 110:	ldrb	w10, [x8, #28]
 114:	and	w10, w10, #0xfffffffe
 118:	and	w9, w9, #0x1
 11c:	orr	w9, w10, w9
 120:	strb	w9, [x8, #28]
 124:	ldr	x8, [sp, #56]
 128:	ldr	x0, [x8]
 12c:	ldur	w9, [x29, #-12]
 130:	add	w10, w9, #0x1
 134:	stur	w10, [x29, #-12]
 138:	mov	w1, w9
 13c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 140:	sub	x8, x29, #0x40
 144:	stur	x0, [x29, #-64]
 148:	stur	x1, [x29, #-56]
 14c:	mov	x0, x8
 150:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 154:	and	w9, w0, #0xffff
 158:	cmp	w9, #0x34
 15c:	b.eq	178 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0xf4>  // b.none
 160:	sub	x0, x29, #0x40
 164:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 168:	and	w8, w0, #0xffff
 16c:	cmp	w8, #0x27
 170:	b.eq	178 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0xf4>  // b.none
 174:	b	2cc <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x248>
 178:	sub	x8, x29, #0x78
 17c:	mov	x0, x8
 180:	str	x8, [sp, #48]
 184:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 188:	add	x8, sp, #0x90
 18c:	str	x8, [sp, #40]
 190:	sub	x0, x29, #0x40
 194:	mov	w1, #0x2                   	// #2
 198:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 19c:	ldr	x0, [sp, #48]
 1a0:	ldr	x1, [sp, #40]
 1a4:	mov	x2, #0x38                  	// #56
 1a8:	bl	0 <memcpy>
 1ac:	ldr	x0, [sp, #48]
 1b0:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 1b4:	eor	w9, w0, #0x1
 1b8:	tbnz	w9, #0, 1c0 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x13c>
 1bc:	b	240 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1bc>
 1c0:	add	x8, sp, #0x58
 1c4:	str	x8, [sp, #32]
 1c8:	sub	x0, x29, #0x40
 1cc:	mov	w1, #0x1c                  	// #28
 1d0:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 1d4:	sub	x8, x29, #0x78
 1d8:	mov	x0, x8
 1dc:	ldr	x1, [sp, #32]
 1e0:	mov	x2, #0x38                  	// #56
 1e4:	str	x8, [sp, #24]
 1e8:	bl	0 <memcpy>
 1ec:	ldr	x0, [sp, #24]
 1f0:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 1f4:	mov	w9, #0x0                   	// #0
 1f8:	str	w9, [sp, #20]
 1fc:	tbnz	w0, #0, 204 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x180>
 200:	b	21c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x198>
 204:	ldur	x8, [x29, #-48]
 208:	ldr	w1, [x8, #24]
 20c:	ldr	x0, [sp, #56]
 210:	bl	2e8 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 214:	eor	w9, w0, #0x1
 218:	str	w9, [sp, #20]
 21c:	ldr	w8, [sp, #20]
 220:	tbnz	w8, #0, 228 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1a4>
 224:	b	23c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1b8>
 228:	ldur	x8, [x29, #-48]
 22c:	ldrb	w9, [x8, #28]
 230:	and	w9, w9, #0xfffffffd
 234:	orr	w9, w9, #0x2
 238:	strb	w9, [x8, #28]
 23c:	b	2cc <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x248>
 240:	sub	x0, x29, #0x78
 244:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 248:	add	x8, sp, #0x40
 24c:	str	x8, [sp, #8]
 250:	bl	0 <_ZNK4llvm14DWARFFormValue10getAsBlockEv>
 254:	ldr	x0, [sp, #8]
 258:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 25c:	tbnz	w0, #0, 264 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1e0>
 260:	b	2cc <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x248>
 264:	add	x0, sp, #0x40
 268:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 26c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 270:	ldr	x8, [sp, #56]
 274:	ldr	x9, [x8]
 278:	str	x0, [sp]
 27c:	mov	x0, x9
 280:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 284:	mov	w1, w0
 288:	and	x8, x1, #0xff
 28c:	ldr	x9, [sp]
 290:	cmp	x9, x8
 294:	b.ls	2cc <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x248>  // b.plast
 298:	add	x0, sp, #0x40
 29c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 2a0:	mov	x8, xzr
 2a4:	mov	x1, x8
 2a8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 2ac:	ldrb	w9, [x0]
 2b0:	cmp	w9, #0x3
 2b4:	b.ne	2cc <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x248>  // b.any
 2b8:	ldur	x8, [x29, #-48]
 2bc:	ldrb	w9, [x8, #28]
 2c0:	and	w9, w9, #0xfffffffd
 2c4:	orr	w9, w9, #0x2
 2c8:	strb	w9, [x8, #28]
 2cc:	sub	x0, x29, #0x20
 2d0:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 2d4:	b	d0 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x4c>
 2d8:	ldr	x28, [sp, #336]
 2dc:	ldp	x29, x30, [sp, #320]
 2e0:	add	sp, sp, #0x160
 2e4:	ret

00000000000002e8 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>:
 2e8:	sub	sp, sp, #0x40
 2ec:	stp	x29, x30, [sp, #48]
 2f0:	add	x29, sp, #0x30
 2f4:	stur	x0, [x29, #-16]
 2f8:	stur	w1, [x29, #-20]
 2fc:	ldur	w8, [x29, #-20]
 300:	cbz	w8, 35c <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj+0x74>
 304:	ldur	x0, [x29, #-16]
 308:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 30c:	ldur	w1, [x29, #-20]
 310:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 314:	add	x8, sp, #0x8
 318:	str	x0, [sp, #8]
 31c:	str	x1, [sp, #16]
 320:	mov	x0, x8
 324:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 328:	and	w9, w0, #0xffff
 32c:	cmp	w9, #0x2e
 330:	b.ne	344 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj+0x5c>  // b.any
 334:	mov	w8, #0x1                   	// #1
 338:	and	w8, w8, #0x1
 33c:	sturb	w8, [x29, #-1]
 340:	b	368 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj+0x80>
 344:	ldur	x0, [x29, #-16]
 348:	ldur	w1, [x29, #-20]
 34c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 350:	ldr	w8, [x0, #24]
 354:	stur	w8, [x29, #-20]
 358:	b	2fc <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj+0x14>
 35c:	mov	w8, wzr
 360:	and	w8, w8, #0x1
 364:	sturb	w8, [x29, #-1]
 368:	ldurb	w8, [x29, #-1]
 36c:	and	w0, w8, #0x1
 370:	ldp	x29, x30, [sp, #48]
 374:	add	sp, sp, #0x40
 378:	ret

000000000000037c <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv>:
 37c:	sub	sp, sp, #0x20
 380:	stp	x29, x30, [sp, #16]
 384:	add	x29, sp, #0x10
 388:	str	x0, [sp, #8]
 38c:	ldr	x8, [sp, #8]
 390:	ldr	x9, [x8, #136]
 394:	str	x9, [x8, #144]
 398:	add	x0, x8, #0x28
 39c:	str	x8, [sp]
 3a0:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3a4:	tbnz	w0, #0, 3ac <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv+0x30>
 3a8:	b	3dc <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv+0x60>
 3ac:	ldr	x8, [sp]
 3b0:	ldr	x9, [x8, #144]
 3b4:	add	x9, x9, #0xb
 3b8:	str	x9, [x8, #144]
 3bc:	add	x0, x8, #0x28
 3c0:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3c4:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3c8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 3cc:	ldr	x8, [sp]
 3d0:	ldr	x9, [x8, #144]
 3d4:	add	x9, x9, w0, uxtw
 3d8:	str	x9, [x8, #144]
 3dc:	ldr	x8, [sp]
 3e0:	ldr	x0, [x8, #144]
 3e4:	ldp	x29, x30, [sp, #16]
 3e8:	add	sp, sp, #0x20
 3ec:	ret

00000000000003f0 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE>:
 3f0:	sub	sp, sp, #0x40
 3f4:	stp	x29, x30, [sp, #48]
 3f8:	add	x29, sp, #0x30
 3fc:	sub	x8, x29, #0x8
 400:	add	x9, sp, #0x18
 404:	add	x10, sp, #0x10
 408:	add	x11, sp, #0x8
 40c:	stur	x4, [x29, #-8]
 410:	stur	x0, [x29, #-16]
 414:	str	x1, [sp, #24]
 418:	str	x2, [sp, #16]
 41c:	str	x3, [sp, #8]
 420:	ldur	x12, [x29, #-16]
 424:	add	x0, x12, #0xa8
 428:	mov	x1, x9
 42c:	mov	x2, x10
 430:	mov	x3, x11
 434:	mov	x4, x8
 438:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 43c:	ldp	x29, x30, [sp, #48]
 440:	add	sp, sp, #0x40
 444:	ret

0000000000000448 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv>:
 448:	sub	sp, sp, #0xa0
 44c:	stp	x29, x30, [sp, #144]
 450:	add	x29, sp, #0x90
 454:	stur	x0, [x29, #-8]
 458:	ldur	x8, [x29, #-8]
 45c:	add	x8, x8, #0xa8
 460:	stur	x8, [x29, #-16]
 464:	ldur	x0, [x29, #-16]
 468:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 46c:	stur	x0, [x29, #-24]
 470:	ldur	x0, [x29, #-16]
 474:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 478:	stur	x0, [x29, #-32]
 47c:	sub	x0, x29, #0x18
 480:	sub	x1, x29, #0x20
 484:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 488:	tbnz	w0, #0, 490 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x48>
 48c:	b	544 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xfc>
 490:	sub	x0, x29, #0x18
 494:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 498:	stur	x0, [x29, #-40]
 49c:	sub	x8, x29, #0x40
 4a0:	mov	x0, x8
 4a4:	str	x8, [sp, #32]
 4a8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 4ac:	ldur	x1, [x29, #-40]
 4b0:	add	x8, sp, #0x28
 4b4:	str	x8, [sp, #24]
 4b8:	sub	x0, x29, #0x30
 4bc:	sub	x9, x29, #0x38
 4c0:	str	x1, [sp, #16]
 4c4:	mov	x1, x9
 4c8:	add	x2, sp, #0x48
 4cc:	ldr	x3, [sp, #32]
 4d0:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 4d4:	ldr	x0, [sp, #24]
 4d8:	ldr	x1, [sp, #16]
 4dc:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 4e0:	ldr	x8, [sp, #72]
 4e4:	cbz	x8, 510 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xc8>
 4e8:	ldr	x0, [sp, #72]
 4ec:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 4f0:	cbz	w0, 510 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xc8>
 4f4:	ldr	x0, [sp, #72]
 4f8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 4fc:	mov	w8, w0
 500:	ubfx	x1, x8, #0, #32
 504:	sub	x0, x29, #0x40
 508:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 50c:	b	538 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xf0>
 510:	ldur	x0, [x29, #-48]
 514:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 518:	ldur	x8, [x29, #-56]
 51c:	str	w0, [sp, #12]
 520:	mov	x0, x8
 524:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 528:	ldr	w9, [sp, #12]
 52c:	add	x1, x0, w9, uxtw
 530:	sub	x0, x29, #0x40
 534:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 538:	sub	x0, x29, #0x18
 53c:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 540:	b	47c <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x34>
 544:	ldp	x29, x30, [sp, #144]
 548:	add	sp, sp, #0xa0
 54c:	ret

0000000000000550 <_ZN4llvm11CompileUnit13addLabelLowPcEml>:
 550:	sub	sp, sp, #0x80
 554:	stp	x29, x30, [sp, #112]
 558:	add	x29, sp, #0x70
 55c:	sub	x8, x29, #0x10
 560:	sub	x9, x29, #0x18
 564:	sub	x10, x29, #0x28
 568:	add	x11, sp, #0x20
 56c:	stur	x0, [x29, #-8]
 570:	stur	x1, [x29, #-16]
 574:	stur	x2, [x29, #-24]
 578:	ldur	x12, [x29, #-8]
 57c:	add	x0, x12, #0x200
 580:	str	x0, [sp, #24]
 584:	mov	x0, x10
 588:	mov	x1, x8
 58c:	mov	x2, x9
 590:	str	x10, [sp, #16]
 594:	str	x11, [sp, #8]
 598:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 59c:	ldr	x8, [sp, #8]
 5a0:	ldr	x0, [sp, #24]
 5a4:	ldr	x1, [sp, #16]
 5a8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 5ac:	ldp	x29, x30, [sp, #112]
 5b0:	add	sp, sp, #0x80
 5b4:	ret

00000000000005b8 <_ZN4llvm11CompileUnit16addFunctionRangeEmml>:
 5b8:	sub	sp, sp, #0x50
 5bc:	stp	x29, x30, [sp, #64]
 5c0:	add	x29, sp, #0x40
 5c4:	stur	x0, [x29, #-8]
 5c8:	stur	x1, [x29, #-16]
 5cc:	stur	x2, [x29, #-24]
 5d0:	str	x3, [sp, #32]
 5d4:	ldur	x8, [x29, #-8]
 5d8:	ldur	x9, [x29, #-24]
 5dc:	ldur	x10, [x29, #-16]
 5e0:	cmp	x9, x10
 5e4:	str	x8, [sp, #8]
 5e8:	b.eq	604 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x4c>  // b.none
 5ec:	ldr	x8, [sp, #8]
 5f0:	add	x0, x8, #0x130
 5f4:	ldur	x1, [x29, #-16]
 5f8:	ldur	x2, [x29, #-24]
 5fc:	ldr	x3, [sp, #32]
 600:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 604:	ldr	x8, [sp, #8]
 608:	add	x0, x8, #0x98
 60c:	ldur	x9, [x29, #-16]
 610:	ldr	x10, [sp, #32]
 614:	add	x9, x9, x10
 618:	add	x1, sp, #0x18
 61c:	str	x9, [sp, #24]
 620:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 624:	ldr	x8, [x0]
 628:	ldr	x9, [sp, #8]
 62c:	str	x8, [x9, #152]
 630:	add	x0, x9, #0xa0
 634:	ldur	x8, [x29, #-24]
 638:	ldr	x10, [sp, #32]
 63c:	add	x8, x8, x10
 640:	add	x1, sp, #0x10
 644:	str	x8, [sp, #16]
 648:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 64c:	ldr	x8, [x0]
 650:	ldr	x9, [sp, #8]
 654:	str	x8, [x9, #160]
 658:	ldp	x29, x30, [sp, #64]
 65c:	add	sp, sp, #0x50
 660:	ret

0000000000000664 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE>:
 664:	sub	sp, sp, #0x30
 668:	stp	x29, x30, [sp, #32]
 66c:	add	x29, sp, #0x20
 670:	stur	x2, [x29, #-8]
 674:	str	x0, [sp, #16]
 678:	str	x1, [sp, #8]
 67c:	ldr	x8, [sp, #16]
 680:	ldr	x0, [sp, #8]
 684:	str	x8, [sp]
 688:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 68c:	and	w9, w0, #0xffff
 690:	cmp	w9, #0x11
 694:	b.eq	6ac <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x48>  // b.none
 698:	ldr	x8, [sp]
 69c:	add	x0, x8, #0x220
 6a0:	sub	x1, x29, #0x8
 6a4:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 6a8:	b	6bc <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x58>
 6ac:	ldr	x8, [sp]
 6b0:	add	x0, x8, #0x238
 6b4:	sub	x1, x29, #0x8
 6b8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 6bc:	ldp	x29, x30, [sp, #32]
 6c0:	add	sp, sp, #0x30
 6c4:	ret

00000000000006c8 <_ZN4llvm11CompileUnit21noteLocationAttributeENS_13PatchLocationEl>:
 6c8:	sub	sp, sp, #0x30
 6cc:	stp	x29, x30, [sp, #32]
 6d0:	add	x29, sp, #0x20
 6d4:	sub	x8, x29, #0x8
 6d8:	add	x9, sp, #0x8
 6dc:	stur	x1, [x29, #-8]
 6e0:	str	x0, [sp, #16]
 6e4:	str	x2, [sp, #8]
 6e8:	ldr	x10, [sp, #16]
 6ec:	add	x0, x10, #0x248
 6f0:	mov	x1, x8
 6f4:	mov	x2, x9
 6f8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 6fc:	ldp	x29, x30, [sp, #32]
 700:	add	sp, sp, #0x30
 704:	ret

0000000000000708 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE>:
 708:	sub	sp, sp, #0x30
 70c:	stp	x29, x30, [sp, #32]
 710:	add	x29, sp, #0x20
 714:	sub	x8, x29, #0x8
 718:	add	x9, sp, #0x8
 71c:	stur	x2, [x29, #-8]
 720:	str	x0, [sp, #16]
 724:	str	x1, [sp, #8]
 728:	ldr	x10, [sp, #16]
 72c:	add	x0, x10, #0x290
 730:	mov	x1, x8
 734:	mov	x2, x9
 738:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 73c:	ldp	x29, x30, [sp, #32]
 740:	add	sp, sp, #0x30
 744:	ret

0000000000000748 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
 748:	sub	sp, sp, #0x30
 74c:	stp	x29, x30, [sp, #32]
 750:	add	x29, sp, #0x20
 754:	sub	x8, x29, #0x8
 758:	add	x9, sp, #0x8
 75c:	add	x10, sp, #0x7
 760:	stur	x2, [x29, #-8]
 764:	str	x0, [sp, #16]
 768:	str	x1, [sp, #8]
 76c:	and	w11, w3, #0x1
 770:	strb	w11, [sp, #7]
 774:	ldr	x12, [sp, #16]
 778:	add	x0, x12, #0x2a8
 77c:	mov	x1, x8
 780:	mov	x2, x9
 784:	mov	x3, x10
 788:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 78c:	ldp	x29, x30, [sp, #32]
 790:	add	sp, sp, #0x30
 794:	ret

0000000000000798 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
 798:	sub	sp, sp, #0x30
 79c:	stp	x29, x30, [sp, #32]
 7a0:	add	x29, sp, #0x20
 7a4:	sub	x8, x29, #0x8
 7a8:	add	x9, sp, #0x8
 7ac:	add	x10, sp, #0x7
 7b0:	stur	x2, [x29, #-8]
 7b4:	str	x0, [sp, #16]
 7b8:	str	x1, [sp, #8]
 7bc:	and	w11, w3, #0x1
 7c0:	strb	w11, [sp, #7]
 7c4:	ldr	x12, [sp, #16]
 7c8:	add	x0, x12, #0x260
 7cc:	mov	x1, x8
 7d0:	mov	x2, x9
 7d4:	mov	x3, x10
 7d8:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 7dc:	ldp	x29, x30, [sp, #32]
 7e0:	add	sp, sp, #0x30
 7e4:	ret

00000000000007e8 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj>:
 7e8:	sub	sp, sp, #0x30
 7ec:	stp	x29, x30, [sp, #32]
 7f0:	add	x29, sp, #0x20
 7f4:	sub	x8, x29, #0x8
 7f8:	add	x9, sp, #0x8
 7fc:	add	x10, sp, #0x7
 800:	mov	x11, sp
 804:	stur	x2, [x29, #-8]
 808:	str	x0, [sp, #16]
 80c:	str	x1, [sp, #8]
 810:	and	w12, w3, #0x1
 814:	strb	w12, [sp, #7]
 818:	str	w4, [sp]
 81c:	ldr	x13, [sp, #16]
 820:	add	x0, x13, #0x278
 824:	mov	x1, x8
 828:	mov	x2, x9
 82c:	mov	x3, x11
 830:	mov	x4, x10
 834:	bl	0 <_ZN4llvm11CompileUnit11getLanguageEv>
 838:	ldp	x29, x30, [sp, #32]
 83c:	add	sp, sp, #0x30
 840:	ret

Disassembly of section .text._ZNK4llvm11CompileUnit11getOrigUnitEv:

0000000000000000 <_ZNK4llvm11CompileUnit11getOrigUnitEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit10getUnitDIEEb:

0000000000000000 <_ZN4llvm9DWARFUnit10getUnitDIEEb>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	mov	w8, #0x1                   	// #1
  14:	and	w8, w1, w8
  18:	strb	w8, [sp, #23]
  1c:	ldr	x9, [sp, #24]
  20:	ldrb	w8, [sp, #23]
  24:	mov	x0, x9
  28:	and	w1, w8, #0x1
  2c:	str	x9, [sp, #8]
  30:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
  34:	ldr	x9, [sp, #8]
  38:	add	x0, x9, #0x220
  3c:	bl	0 <_ZN4llvm9DWARFUnit10getUnitDIEEb>
  40:	tbnz	w0, #0, 48 <_ZN4llvm9DWARFUnit10getUnitDIEEb+0x48>
  44:	b	5c <_ZN4llvm9DWARFUnit10getUnitDIEEb+0x5c>
  48:	sub	x0, x29, #0x10
  4c:	stur	xzr, [x29, #-16]
  50:	stur	xzr, [x29, #-8]
  54:	bl	0 <_ZN4llvm9DWARFUnit10getUnitDIEEb>
  58:	b	88 <_ZN4llvm9DWARFUnit10getUnitDIEEb+0x88>
  5c:	ldr	x8, [sp, #8]
  60:	add	x0, x8, #0x220
  64:	mov	x9, xzr
  68:	mov	x1, x9
  6c:	bl	0 <_ZN4llvm9DWARFUnit10getUnitDIEEb>
  70:	sub	x8, x29, #0x10
  74:	str	x0, [sp]
  78:	mov	x0, x8
  7c:	ldr	x1, [sp, #8]
  80:	ldr	x2, [sp]
  84:	bl	0 <_ZN4llvm9DWARFUnit10getUnitDIEEb>
  88:	ldur	x0, [x29, #-16]
  8c:	ldur	x1, [x29, #-8]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm:

0000000000000000 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>
  2c:	str	x0, [sp, #16]
  30:	str	x1, [sp, #24]
  34:	ldr	x0, [sp]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm11CompileUnit24setHasInterestingContentEv:

0000000000000000 <_ZN4llvm11CompileUnit24setHasInterestingContentEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x1                   	// #1
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9, #729]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_:

0000000000000000 <_ZN9__gnu_cxxneIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit13getDIEAtIndexEj:

0000000000000000 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	stur	w1, [x29, #-28]
  14:	ldur	x8, [x29, #-24]
  18:	ldur	w9, [x29, #-28]
  1c:	mov	w10, w9
  20:	add	x0, x8, #0x220
  24:	str	x8, [sp, #24]
  28:	str	x10, [sp, #16]
  2c:	bl	0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  30:	ldr	x8, [sp, #16]
  34:	cmp	x8, x0
  38:	b.cs	40 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj+0x40>  // b.hs, b.nlast
  3c:	b	60 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj+0x60>
  40:	adrp	x0, 0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x1e2                 	// #482
  54:	adrp	x3, 0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #24]
  64:	add	x0, x8, #0x220
  68:	ldur	w9, [x29, #-28]
  6c:	mov	w1, w9
  70:	bl	0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  74:	sub	x8, x29, #0x10
  78:	str	x0, [sp, #8]
  7c:	mov	x0, x8
  80:	ldr	x1, [sp, #24]
  84:	ldr	x2, [sp, #8]
  88:	bl	0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  8c:	ldur	x0, [x29, #-16]
  90:	ldur	x1, [x29, #-8]
  94:	ldp	x29, x30, [sp, #64]
  98:	add	sp, sp, #0x50
  9c:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie6getTagEv:

0000000000000000 <_ZNK4llvm8DWARFDie6getTagEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNK4llvm8DWARFDie6getTagEv>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbz	x8, 34 <_ZNK4llvm8DWARFDie6getTagEv+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNK4llvm8DWARFDie6getTagEv>
  2c:	sturh	w0, [x29, #-2]
  30:	b	3c <_ZNK4llvm8DWARFDie6getTagEv+0x3c>
  34:	mov	w8, #0x0                   	// #0
  38:	sturh	w8, [x29, #-2]
  3c:	ldurh	w0, [x29, #-2]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_14DWARFFormValueEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINS_14DWARFFormValueEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_14DWARFFormValueEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_14DWARFFormValueEEptEv:

0000000000000000 <_ZN4llvm8OptionalINS_14DWARFFormValueEEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_14DWARFFormValueEEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_8ArrayRefIhEEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_8ArrayRefIhEEEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_8ArrayRefIhEEEcvbEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_8ArrayRefIhEEEptEv:

0000000000000000 <_ZN4llvm8OptionalINS_8ArrayRefIhEEEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_8ArrayRefIhEEEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9DWARFUnit18getAddressByteSizeEv:

0000000000000000 <_ZNK4llvm9DWARFUnit18getAddressByteSizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x18
  18:	bl	0 <_ZNK4llvm9DWARFUnit18getAddressByteSizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNR4llvm8OptionalINS_8ArrayRefIhEEEdeEv:

0000000000000000 <_ZNR4llvm8OptionalINS_8ArrayRefIhEEEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalINS_8ArrayRefIhEEEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhEixEm:

0000000000000000 <_ZNK4llvm8ArrayRefIhEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x10, [x8, #8]
  20:	mov	w11, #0x0                   	// #0
  24:	cmp	x9, x10
  28:	str	x8, [sp, #8]
  2c:	str	w11, [sp, #4]
  30:	b.cs	3c <_ZNK4llvm8ArrayRefIhEixEm+0x3c>  // b.hs, b.nlast
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZNK4llvm8ArrayRefIhEixEm+0x48>
  44:	b	4c <_ZNK4llvm8ArrayRefIhEixEm+0x4c>
  48:	b	6c <_ZNK4llvm8ArrayRefIhEixEm+0x6c>
  4c:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xfa                  	// #250
  60:	adrp	x3, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldr	x9, [x8]
  74:	ldr	x10, [sp, #16]
  78:	add	x0, x9, x10
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x20
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_12BasicDIEUnitEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_12BasicDIEUnitEEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_12BasicDIEUnitEEcvbEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_12BasicDIEUnitEEptEv:

0000000000000000 <_ZN4llvm8OptionalINS_12BasicDIEUnitEEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_12BasicDIEUnitEEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm7DIEUnit10getUnitDieEv:

0000000000000000 <_ZN4llvm7DIEUnit10getUnitDieEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3DIE7getSizeEv:

0000000000000000 <_ZNK4llvm3DIE7getSizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #20]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	stur	x4, [x29, #-40]
  20:	ldur	x8, [x29, #-8]
  24:	ldr	x9, [x8, #8]
  28:	ldr	x10, [x8, #16]
  2c:	cmp	x9, x10
  30:	stur	x8, [x29, #-56]
  34:	b.eq	b4 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_+0xb4>  // b.none
  38:	ldur	x8, [x29, #-56]
  3c:	ldr	x1, [x8, #8]
  40:	ldur	x0, [x29, #-16]
  44:	str	x1, [sp, #64]
  48:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  4c:	ldur	x8, [x29, #-24]
  50:	str	x0, [sp, #56]
  54:	mov	x0, x8
  58:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  5c:	ldur	x8, [x29, #-32]
  60:	str	x0, [sp, #48]
  64:	mov	x0, x8
  68:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  6c:	ldur	x8, [x29, #-40]
  70:	str	x0, [sp, #40]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  7c:	ldur	x8, [x29, #-56]
  80:	str	x0, [sp, #32]
  84:	mov	x0, x8
  88:	ldr	x1, [sp, #64]
  8c:	ldr	x2, [sp, #56]
  90:	ldr	x3, [sp, #48]
  94:	ldr	x4, [sp, #40]
  98:	ldr	x5, [sp, #32]
  9c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  a0:	ldur	x8, [x29, #-56]
  a4:	ldr	x9, [x8, #8]
  a8:	add	x9, x9, #0x20
  ac:	str	x9, [x8, #8]
  b0:	b	11c <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_+0x11c>
  b4:	ldur	x0, [x29, #-56]
  b8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  bc:	stur	x0, [x29, #-48]
  c0:	ldur	x0, [x29, #-16]
  c4:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  c8:	ldur	x8, [x29, #-24]
  cc:	str	x0, [sp, #24]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x0, [sp, #16]
  e0:	mov	x0, x8
  e4:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  e8:	ldur	x8, [x29, #-40]
  ec:	str	x0, [sp, #8]
  f0:	mov	x0, x8
  f4:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  f8:	ldur	x1, [x29, #-48]
  fc:	ldur	x8, [x29, #-56]
 100:	str	x0, [sp]
 104:	mov	x0, x8
 108:	ldr	x2, [sp, #24]
 10c:	ldr	x3, [sp, #16]
 110:	ldr	x4, [sp, #8]
 114:	ldr	x5, [sp]
 118:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
 11c:	ldp	x29, x30, [sp, #128]
 120:	add	sp, sp, #0x90
 124:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE5beginEv:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE3endEv:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEEbRKNS_17__normal_iteratorIT_T0_EESL_:

0000000000000000 <_ZN9__gnu_cxxneIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEEbRKNS_17__normal_iteratorIT_T0_EESL_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEEbRKNS_17__normal_iteratorIT_T0_EESL_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEEbRKNS_17__normal_iteratorIT_T0_EESL_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13PatchLocationC2Ev:

0000000000000000 <_ZN4llvm13PatchLocationC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13PatchLocationC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3tieIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEESt5tupleIJDpRT_EESC_:

0000000000000000 <_ZSt3tieIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEESt5tupleIJDpRT_EESC_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldr	x4, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt3tieIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEESt5tupleIJDpRT_EESC_>
  38:	ldp	x29, x30, [sp, #48]
  3c:	add	sp, sp, #0x40
  40:	ret

Disassembly of section .text._ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEaSIJS2_S6_S9_SB_EEENSt9enable_ifIXcl12__assignableIDpRKT_EEERSD_E4typeERKS_IJDpSG_EE:

0000000000000000 <_ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEaSIJS2_S6_S9_SB_EEENSt9enable_ifIXcl12__assignableIDpRKT_EEERSD_E4typeERKS_IJDpSG_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEaSIJS2_S6_S9_SB_EEENSt9enable_ifIXcl12__assignableIDpRKT_EEERSD_E4typeERKS_IJDpSG_EE>
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm11DeclContext21getCanonicalDIEOffsetEv:

0000000000000000 <_ZNK4llvm11DeclContext21getCanonicalDIEOffsetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #76]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13PatchLocation3setEm:

0000000000000000 <_ZNK4llvm13PatchLocation3setEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  24:	tbnz	w0, #0, 2c <_ZNK4llvm13PatchLocation3setEm+0x2c>
  28:	b	30 <_ZNK4llvm13PatchLocation3setEm+0x30>
  2c:	b	50 <_ZNK4llvm13PatchLocation3setEm+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm13PatchLocation3setEm>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0x24                  	// #36
  44:	adrp	x3, 0 <_ZNK4llvm13PatchLocation3setEm>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  58:	stur	x0, [x29, #-24]
  5c:	ldur	x0, [x29, #-24]
  60:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  64:	cmp	w0, #0x1
  68:	b.ne	70 <_ZNK4llvm13PatchLocation3setEm+0x70>  // b.any
  6c:	b	90 <_ZNK4llvm13PatchLocation3setEm+0x90>
  70:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  74:	add	x0, x0, #0x0
  78:	adrp	x1, 0 <_ZNK4llvm13PatchLocation3setEm>
  7c:	add	x1, x1, #0x0
  80:	mov	w2, #0x26                  	// #38
  84:	adrp	x3, 0 <_ZNK4llvm13PatchLocation3setEm>
  88:	add	x3, x3, #0x0
  8c:	bl	0 <__assert_fail>
  90:	ldur	x0, [x29, #-24]
  94:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  98:	ldur	x8, [x29, #-24]
  9c:	str	w0, [sp, #20]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  a8:	ldur	x1, [x29, #-16]
  ac:	add	x8, sp, #0x20
  b0:	str	w0, [sp, #16]
  b4:	mov	x0, x8
  b8:	str	x8, [sp, #8]
  bc:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  c0:	add	x8, sp, #0x28
  c4:	mov	x0, x8
  c8:	ldr	w1, [sp, #20]
  cc:	ldr	w2, [sp, #16]
  d0:	ldr	x3, [sp, #8]
  d4:	str	x8, [sp]
  d8:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  dc:	ldr	x0, [sp, #24]
  e0:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  ec:	ldr	x8, [sp]
  f0:	mov	x0, x8
  f4:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  f8:	ldp	x29, x30, [sp, #80]
  fc:	add	sp, sp, #0x60
 100:	ret

Disassembly of section .text._ZNK4llvm3DIE9getOffsetEv:

0000000000000000 <_ZNK4llvm3DIE9getOffsetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11CompileUnit14getStartOffsetEv:

0000000000000000 <_ZNK4llvm11CompileUnit14getStartOffsetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #136]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x20
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x9
  24:	str	x8, [sp, #16]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE>
  2c:	ldur	x8, [x29, #-16]
  30:	add	x8, x8, #0x8
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x9, [sp, #24]
  48:	str	x0, [sp]
  4c:	mov	x0, x9
  50:	ldr	x1, [sp, #8]
  54:	ldr	x2, [sp]
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNSt4pairImmEC2IRmRlLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairImmEC2IRmRlLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairImmEC2IRmRlLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairImmEC2IRmRlLb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  2c:	tbnz	w0, #0, 40 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x40>
  30:	ldr	x8, [sp, #24]
  34:	ldr	w9, [x8, #196]
  38:	cmp	w9, #0x8
  3c:	b.ne	74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x74>  // b.any
  40:	ldur	x1, [x29, #-16]
  44:	add	x8, sp, #0x28
  48:	str	x8, [sp, #16]
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  54:	ldur	x1, [x29, #-16]
  58:	ldur	x2, [x29, #-24]
  5c:	ldur	x3, [x29, #-32]
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  70:	b	cc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xcc>
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  7c:	ldr	x8, [sp, #24]
  80:	ldr	w2, [x8, #196]
  84:	ldur	x3, [x29, #-16]
  88:	mov	w9, wzr
  8c:	mov	w1, w9
  90:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  94:	add	x1, sp, #0x24
  98:	str	w0, [sp, #36]
  9c:	ldr	x0, [sp, #24]
  a0:	str	x1, [sp, #8]
  a4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  a8:	ldr	x8, [sp, #24]
  ac:	ldr	w2, [x8, #196]
  b0:	ldur	x3, [x29, #-16]
  b4:	ldur	x4, [x29, #-24]
  b8:	ldur	x5, [x29, #-32]
  bc:	ldr	x1, [sp, #8]
  c0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  c4:	ldr	x8, [sp, #24]
  c8:	str	w0, [x8, #196]
  cc:	ldp	x29, x30, [sp, #160]
  d0:	add	sp, sp, #0xb0
  d4:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm3DIE6getTagEv:

0000000000000000 <_ZNK4llvm3DIE6getTagEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #28]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp]
  28:	b.eq	54 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_+0x54>  // b.none
  2c:	ldr	x8, [sp]
  30:	ldr	x1, [x8, #8]
  34:	ldr	x2, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_>
  40:	ldr	x8, [sp]
  44:	ldr	x9, [x8, #8]
  48:	add	x9, x9, #0x8
  4c:	str	x9, [x8, #8]
  50:	b	70 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_+0x70>
  54:	ldr	x0, [sp]
  58:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_>
  5c:	str	x0, [sp, #8]
  60:	ldr	x2, [sp, #16]
  64:	ldr	x1, [sp, #8]
  68:	ldr	x0, [sp]
  6c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_>
  70:	ldp	x29, x30, [sp, #32]
  74:	add	sp, sp, #0x30
  78:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_13PatchLocationEEaSERKS1_:

0000000000000000 <_ZN4llvm8OptionalINS_13PatchLocationEEaSERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm8OptionalINS_13PatchLocationEEaSERKS1_>
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x9, [x8, #8]
  20:	ldr	x10, [x8, #16]
  24:	cmp	x9, x10
  28:	str	x8, [sp, #40]
  2c:	b.eq	84 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_+0x84>  // b.none
  30:	ldr	x8, [sp, #40]
  34:	ldr	x1, [x8, #8]
  38:	ldur	x0, [x29, #-16]
  3c:	str	x1, [sp, #32]
  40:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  44:	ldur	x8, [x29, #-24]
  48:	str	x0, [sp, #24]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  54:	ldr	x8, [sp, #40]
  58:	str	x0, [sp, #16]
  5c:	mov	x0, x8
  60:	ldr	x1, [sp, #32]
  64:	ldr	x2, [sp, #24]
  68:	ldr	x3, [sp, #16]
  6c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  70:	ldr	x8, [sp, #40]
  74:	ldr	x9, [x8, #8]
  78:	add	x9, x9, #0x10
  7c:	str	x9, [x8, #8]
  80:	b	c4 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_+0xc4>
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  8c:	stur	x0, [x29, #-32]
  90:	ldur	x0, [x29, #-16]
  94:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  98:	ldur	x8, [x29, #-24]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  a8:	ldur	x1, [x29, #-32]
  ac:	ldr	x8, [sp, #40]
  b0:	str	x0, [sp]
  b4:	mov	x0, x8
  b8:	ldr	x2, [sp, #8]
  bc:	ldr	x3, [sp]
  c0:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  c4:	ldp	x29, x30, [sp, #80]
  c8:	add	sp, sp, #0x60
  cc:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x9, [x8, #8]
  20:	ldr	x10, [x8, #16]
  24:	cmp	x9, x10
  28:	str	x8, [sp, #40]
  2c:	b.eq	84 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_+0x84>  // b.none
  30:	ldr	x8, [sp, #40]
  34:	ldr	x1, [x8, #8]
  38:	ldur	x0, [x29, #-16]
  3c:	str	x1, [sp, #32]
  40:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  44:	ldur	x8, [x29, #-24]
  48:	str	x0, [sp, #24]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  54:	ldr	x8, [sp, #40]
  58:	str	x0, [sp, #16]
  5c:	mov	x0, x8
  60:	ldr	x1, [sp, #32]
  64:	ldr	x2, [sp, #24]
  68:	ldr	x3, [sp, #16]
  6c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  70:	ldr	x8, [sp, #40]
  74:	ldr	x9, [x8, #8]
  78:	add	x9, x9, #0x18
  7c:	str	x9, [x8, #8]
  80:	b	c4 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_+0xc4>
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  8c:	stur	x0, [x29, #-32]
  90:	ldur	x0, [x29, #-16]
  94:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  98:	ldur	x8, [x29, #-24]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  a8:	ldur	x1, [x29, #-32]
  ac:	ldr	x8, [sp, #40]
  b0:	str	x0, [sp]
  b4:	mov	x0, x8
  b8:	ldr	x2, [sp, #8]
  bc:	ldr	x3, [sp]
  c0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  c4:	ldp	x29, x30, [sp, #80]
  c8:	add	sp, sp, #0x60
  cc:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [x8, #8]
  24:	ldr	x10, [x8, #16]
  28:	cmp	x9, x10
  2c:	stur	x8, [x29, #-48]
  30:	b.eq	9c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_+0x9c>  // b.none
  34:	ldur	x8, [x29, #-48]
  38:	ldr	x1, [x8, #8]
  3c:	ldur	x0, [x29, #-16]
  40:	str	x1, [sp, #56]
  44:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  48:	ldur	x8, [x29, #-24]
  4c:	str	x0, [sp, #48]
  50:	mov	x0, x8
  54:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  58:	ldur	x8, [x29, #-32]
  5c:	str	x0, [sp, #40]
  60:	mov	x0, x8
  64:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  68:	ldur	x8, [x29, #-48]
  6c:	str	x0, [sp, #32]
  70:	mov	x0, x8
  74:	ldr	x1, [sp, #56]
  78:	ldr	x2, [sp, #48]
  7c:	ldr	x3, [sp, #40]
  80:	ldr	x4, [sp, #32]
  84:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  88:	ldur	x8, [x29, #-48]
  8c:	ldr	x9, [x8, #8]
  90:	add	x9, x9, #0x18
  94:	str	x9, [x8, #8]
  98:	b	f0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_+0xf0>
  9c:	ldur	x0, [x29, #-48]
  a0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  a4:	stur	x0, [x29, #-40]
  a8:	ldur	x0, [x29, #-16]
  ac:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  b0:	ldur	x8, [x29, #-24]
  b4:	str	x0, [sp, #24]
  b8:	mov	x0, x8
  bc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  c0:	ldur	x8, [x29, #-32]
  c4:	str	x0, [sp, #16]
  c8:	mov	x0, x8
  cc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  d0:	ldur	x1, [x29, #-40]
  d4:	ldur	x8, [x29, #-48]
  d8:	str	x0, [sp, #8]
  dc:	mov	x0, x8
  e0:	ldr	x2, [sp, #24]
  e4:	ldr	x3, [sp, #16]
  e8:	ldr	x4, [sp, #8]
  ec:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  f0:	ldp	x29, x30, [sp, #112]
  f4:	add	sp, sp, #0x80
  f8:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	stur	x4, [x29, #-40]
  20:	ldur	x8, [x29, #-8]
  24:	ldr	x9, [x8, #8]
  28:	ldr	x10, [x8, #16]
  2c:	cmp	x9, x10
  30:	stur	x8, [x29, #-56]
  34:	b.eq	b4 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_+0xb4>  // b.none
  38:	ldur	x8, [x29, #-56]
  3c:	ldr	x1, [x8, #8]
  40:	ldur	x0, [x29, #-16]
  44:	str	x1, [sp, #64]
  48:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  4c:	ldur	x8, [x29, #-24]
  50:	str	x0, [sp, #56]
  54:	mov	x0, x8
  58:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  5c:	ldur	x8, [x29, #-32]
  60:	str	x0, [sp, #48]
  64:	mov	x0, x8
  68:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  6c:	ldur	x8, [x29, #-40]
  70:	str	x0, [sp, #40]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  7c:	ldur	x8, [x29, #-56]
  80:	str	x0, [sp, #32]
  84:	mov	x0, x8
  88:	ldr	x1, [sp, #64]
  8c:	ldr	x2, [sp, #56]
  90:	ldr	x3, [sp, #48]
  94:	ldr	x4, [sp, #40]
  98:	ldr	x5, [sp, #32]
  9c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  a0:	ldur	x8, [x29, #-56]
  a4:	ldr	x9, [x8, #8]
  a8:	add	x9, x9, #0x18
  ac:	str	x9, [x8, #8]
  b0:	b	11c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_+0x11c>
  b4:	ldur	x0, [x29, #-56]
  b8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  bc:	stur	x0, [x29, #-48]
  c0:	ldur	x0, [x29, #-16]
  c4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  c8:	ldur	x8, [x29, #-24]
  cc:	str	x0, [sp, #24]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x0, [sp, #16]
  e0:	mov	x0, x8
  e4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  e8:	ldur	x8, [x29, #-40]
  ec:	str	x0, [sp, #8]
  f0:	mov	x0, x8
  f4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  f8:	ldur	x1, [x29, #-48]
  fc:	ldur	x8, [x29, #-56]
 100:	str	x0, [sp]
 104:	mov	x0, x8
 108:	ldr	x2, [sp, #24]
 10c:	ldr	x3, [sp, #16]
 110:	ldr	x4, [sp, #8]
 114:	ldr	x5, [sp]
 118:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
 11c:	ldp	x29, x30, [sp, #128]
 120:	add	sp, sp, #0x90
 124:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	add	x1, sp, #0x18
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x1, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv>
  30:	stur	x0, [x29, #-16]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv>
  3c:	str	x0, [sp, #24]
  40:	ldr	x0, [sp, #16]
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv>
  4c:	and	w0, w0, #0x1
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm8DWARFDieC2Ev:

0000000000000000 <_ZN4llvm8DWARFDieC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x18                  	// #24
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm8DWARFDieC2EPNS_9DWARFUnitEPKNS_19DWARFDebugInfoEntryE:

0000000000000000 <_ZN4llvm8DWARFDieC2EPNS_9DWARFUnitEPKNS_19DWARFDebugInfoEntryE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxxeqIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_:

0000000000000000 <_ZN9__gnu_cxxeqIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, eq  // eq = none
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5beginEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE3endEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEC2ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE:

0000000000000000 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  18:	tbnz	w0, #0, 20 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x20>
  1c:	b	38 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x38>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  28:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
  2c:	str	x0, [sp, #16]
  30:	str	x1, [sp, #24]
  34:	b	44 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x44>
  38:	add	x0, sp, #0x10
  3c:	mov	w1, #0x1                   	// #1
  40:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  44:	ldr	x0, [sp, #16]
  48:	ldr	x1, [sp, #24]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_:

0000000000000000 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  24:	tbnz	w0, #0, 2c <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x2c>
  28:	b	44 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x44>
  2c:	ldr	x0, [sp, #8]
  30:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  34:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  38:	ldr	x8, [x0]
  3c:	str	x8, [sp]
  40:	b	54 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x54>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  4c:	ldr	x8, [x0]
  50:	str	x8, [sp]
  54:	ldr	x8, [sp]
  58:	mov	x0, x8
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalImEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalImEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm8OptionalImEC2ENS_8NoneTypeE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv:

0000000000000000 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #48]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x24>
  20:	b	28 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x28>
  24:	b	48 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0xb1                  	// #177
  3c:	adrp	x3, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageImLb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageImLb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8OptionalImE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalImE8hasValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalImE8hasValueEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNR4llvm8OptionalImE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalImE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalImE8getValueEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt7forwardIRmEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRmEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageImLb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageImLb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #8]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv+0x24>
  20:	b	28 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv+0x28>
  24:	b	48 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0xad                  	// #173
  3c:	adrp	x3, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x18                  	// #24
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv:

0000000000000000 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x30>
  2c:	b	38 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x44>
  40:	b	48 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x48>
  44:	b	68 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x3c                  	// #60
  5c:	adrp	x3, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x8, [sp, #16]
  6c:	ldr	x0, [x8, #8]
  70:	bl	0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm28DWARFAbbreviationDeclaration6getTagEv:

0000000000000000 <_ZNK4llvm28DWARFAbbreviationDeclaration6getTagEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie7isValidEv:

0000000000000000 <_ZNK4llvm8DWARFDie7isValidEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	ldr	x9, [x8]
  10:	mov	w10, #0x0                   	// #0
  14:	str	x8, [sp, #16]
  18:	str	w10, [sp, #12]
  1c:	cbz	x9, 34 <_ZNK4llvm8DWARFDie7isValidEv+0x34>
  20:	ldr	x8, [sp, #16]
  24:	ldr	x9, [x8, #8]
  28:	cmp	x9, #0x0
  2c:	cset	w10, ne  // ne = any
  30:	str	w10, [sp, #12]
  34:	ldr	w8, [sp, #12]
  38:	and	w0, w8, #0x1
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm19DWARFDebugInfoEntry29getAbbreviationDeclarationPtrEv:

0000000000000000 <_ZNK4llvm19DWARFDebugInfoEntry29getAbbreviationDeclarationPtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #48]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11CompileUnit7getInfoEj:

0000000000000000 <_ZN4llvm11CompileUnit7getInfoEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x10
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZN4llvm11CompileUnit7getInfoEj>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x20                  	// #32
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm15DWARFUnitHeader18getAddressByteSizeEv:

0000000000000000 <_ZNK4llvm15DWARFUnitHeader18getAddressByteSizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #10]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DIEValueList14value_iteratorC2Ev:

0000000000000000 <_ZN4llvm12DIEValueList14value_iteratorC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DIEValueList14value_iteratorC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm21iterator_adaptor_baseINS_12DIEValueList14value_iteratorENS_17IntrusiveBackListINS1_4NodeEE8iteratorESt20forward_iterator_tagNS_8DIEValueElPS8_RS8_EC2Ev:

0000000000000000 <_ZN4llvm21iterator_adaptor_baseINS_12DIEValueList14value_iteratorENS_17IntrusiveBackListINS1_4NodeEE8iteratorESt20forward_iterator_tagNS_8DIEValueElPS8_RS8_EC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm21iterator_adaptor_baseINS_12DIEValueList14value_iteratorENS_17IntrusiveBackListINS1_4NodeEE8iteratorESt20forward_iterator_tagNS_8DIEValueElPS8_RS8_EC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorC2Ev:

0000000000000000 <_ZN4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2IvLb1EEES3_S7_SA_SC_:

0000000000000000 <_ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2IvLb1EEES3_S7_SA_SC_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	str	x4, [sp, #8]
  20:	ldur	x0, [x29, #-8]
  24:	ldur	x1, [x29, #-16]
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x3, [sp, #16]
  30:	ldr	x4, [sp, #8]
  34:	bl	0 <_ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2IvLb1EEES3_S7_SA_SC_>
  38:	ldp	x29, x30, [sp, #48]
  3c:	add	sp, sp, #0x40
  40:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES3_S7_SA_SC_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES3_S7_SA_SC_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	str	x4, [sp, #8]
  20:	ldur	x8, [x29, #-8]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	mov	x0, x8
  34:	str	x8, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES3_S7_SA_SC_>
  3c:	ldr	x8, [sp]
  40:	add	x0, x8, #0x18
  44:	ldur	x1, [x29, #-16]
  48:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES3_S7_SA_SC_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES4_S7_S9_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES4_S7_S9_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x1, [sp, #24]
  24:	ldr	x2, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES4_S7_S9_>
  34:	ldr	x8, [sp, #8]
  38:	add	x0, x8, #0x10
  3c:	ldur	x1, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES4_S7_S9_>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERPN4llvm3DIEELb0EEC2ES3_:

0000000000000000 <_ZNSt10_Head_baseILm0ERPN4llvm3DIEELb0EEC2ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEEC2ES3_S5_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEEC2ES3_S5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEEC2ES3_S5_>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x8
  34:	ldr	x1, [sp, #16]
  38:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEEC2ES3_S5_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERPKN4llvm11CompileUnitELb0EEC2ES4_:

0000000000000000 <_ZNSt10_Head_baseILm1ERPKN4llvm11CompileUnitELb0EEC2ES4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEEC2ES2_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEEC2ES2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEEC2ES2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2ERPN4llvm11DeclContextELb0EEC2ES3_:

0000000000000000 <_ZNSt10_Head_baseILm2ERPN4llvm11DeclContextELb0EEC2ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3ERN4llvm13PatchLocationELb0EEC2ES2_:

0000000000000000 <_ZNSt10_Head_baseILm3ERN4llvm13PatchLocationELb0EEC2ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm12DIEValueList14value_iteratorcvbEv:

0000000000000000 <_ZNK4llvm12DIEValueList14value_iteratorcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DIEValueList14value_iteratorcvbEv>
  18:	bl	0 <_ZNK4llvm12DIEValueList14value_iteratorcvbEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm12DIEValueList14value_iteratordeEv:

0000000000000000 <_ZNK4llvm12DIEValueList14value_iteratordeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DIEValueList14value_iteratordeEv>
  18:	bl	0 <_ZNK4llvm12DIEValueList14value_iteratordeEv>
  1c:	add	x0, x0, #0x8
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm8DIEValue7getTypeEv:

0000000000000000 <_ZNK4llvm8DIEValue7getTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DIEValue12getAttributeEv:

0000000000000000 <_ZNK4llvm8DIEValue12getAttributeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DIEValue7getFormEv:

0000000000000000 <_ZNK4llvm8DIEValue7getFormEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #6]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm10DIEIntegerC2Em:

0000000000000000 <_ZN4llvm10DIEIntegerC2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValueC2ENS_5dwarf9AttributeENS1_4FormERKNS_10DIEIntegerE:

0000000000000000 <_ZN4llvm8DIEValueC2ENS_5dwarf9AttributeENS1_4FormERKNS_10DIEIntegerE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	sturh	w1, [x29, #-10]
  18:	sturh	w2, [x29, #-12]
  1c:	str	x3, [sp, #8]
  20:	ldur	x9, [x29, #-8]
  24:	str	w8, [x9]
  28:	ldurh	w8, [x29, #-10]
  2c:	strh	w8, [x9, #4]
  30:	ldurh	w8, [x29, #-12]
  34:	strh	w8, [x9, #6]
  38:	ldr	x10, [sp, #8]
  3c:	ldr	x10, [x10]
  40:	str	x10, [sp]
  44:	ldr	x1, [sp]
  48:	mov	x0, x9
  4c:	bl	0 <_ZN4llvm8DIEValueC2ENS_5dwarf9AttributeENS1_4FormERKNS_10DIEIntegerE>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm8DIEValueaSERKS0_:

0000000000000000 <_ZN4llvm8DIEValueaSERKS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8DIEValueaSERKS0_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	w9, [x8]
  2c:	ldr	x8, [sp, #8]
  30:	str	w9, [x8]
  34:	ldr	x10, [sp, #16]
  38:	ldrh	w9, [x10, #4]
  3c:	strh	w9, [x8, #4]
  40:	ldr	x10, [sp, #16]
  44:	ldrh	w9, [x10, #6]
  48:	strh	w9, [x8, #6]
  4c:	ldr	x1, [sp, #16]
  50:	mov	x0, x8
  54:	bl	0 <_ZN4llvm8DIEValueaSERKS0_>
  58:	ldr	x0, [sp, #8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm8DIEValueD2Ev:

0000000000000000 <_ZN4llvm8DIEValueD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValueD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm21iterator_adaptor_baseINS_12DIEValueList14value_iteratorENS_17IntrusiveBackListINS1_4NodeEE8iteratorESt20forward_iterator_tagNS_8DIEValueElPS8_RS8_E7wrappedEv:

0000000000000000 <_ZNK4llvm21iterator_adaptor_baseINS_12DIEValueList14value_iteratorENS_17IntrusiveBackListINS1_4NodeEE8iteratorESt20forward_iterator_tagNS_8DIEValueElPS8_RS8_E7wrappedEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorcvbEv:

0000000000000000 <_ZNK4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorcvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorESt20forward_iterator_tagS3_lPS3_RS3_EptEv:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorESt20forward_iterator_tagS3_lPS3_RS3_EptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorESt20forward_iterator_tagS3_lPS3_RS3_EptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratordeEv:

0000000000000000 <_ZNK4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratordeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_10DIEIntegerEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_10DIEIntegerEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue10destroyValEv:

0000000000000000 <_ZN4llvm8DIEValue10destroyValEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	w9, [x8]
  18:	subs	w9, w9, #0x0
  1c:	mov	w10, w9
  20:	ubfx	x10, x10, #0, #32
  24:	cmp	x10, #0xb
  28:	str	x8, [sp, #16]
  2c:	str	x10, [sp, #8]
  30:	b.hi	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>  // b.pmore
  34:	adrp	x8, 0 <_ZN4llvm8DIEValue10destroyValEv>
  38:	add	x8, x8, #0x0
  3c:	ldr	x11, [sp, #8]
  40:	ldrsw	x10, [x8, x11, lsl #2]
  44:	add	x9, x8, x10
  48:	br	x9
  4c:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  50:	ldr	x0, [sp, #16]
  54:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  58:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  5c:	ldr	x0, [sp, #16]
  60:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  64:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  70:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  74:	ldr	x0, [sp, #16]
  78:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  7c:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  80:	ldr	x0, [sp, #16]
  84:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  88:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  8c:	ldr	x0, [sp, #16]
  90:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  94:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  a0:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  a4:	ldr	x0, [sp, #16]
  a8:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  ac:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  b0:	ldr	x0, [sp, #16]
  b4:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  b8:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  bc:	ldr	x0, [sp, #16]
  c0:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  c4:	b	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>
  c8:	ldr	x0, [sp, #16]
  cc:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  d0:	ldp	x29, x30, [sp, #32]
  d4:	add	sp, sp, #0x30
  d8:	ret

Disassembly of section .text._ZN4llvm8DIEValue7copyValERKS0_:

0000000000000000 <_ZN4llvm8DIEValue7copyValERKS0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	w9, [x8]
  1c:	subs	w9, w9, #0x0
  20:	mov	w10, w9
  24:	ubfx	x10, x10, #0, #32
  28:	cmp	x10, #0xb
  2c:	str	x8, [sp, #8]
  30:	str	x10, [sp]
  34:	b.hi	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>  // b.pmore
  38:	adrp	x8, 0 <_ZN4llvm8DIEValue7copyValERKS0_>
  3c:	add	x8, x8, #0x0
  40:	ldr	x11, [sp]
  44:	ldrsw	x10, [x8, x11, lsl #2]
  48:	add	x9, x8, x10
  4c:	br	x9
  50:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
  54:	ldur	x0, [x29, #-16]
  58:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  5c:	ldr	x8, [x0]
  60:	stur	x8, [x29, #-24]
  64:	ldur	x1, [x29, #-24]
  68:	ldr	x0, [sp, #8]
  6c:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  70:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
  74:	ldur	x0, [x29, #-16]
  78:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  7c:	ldr	x8, [x0]
  80:	stur	x8, [x29, #-32]
  84:	ldur	x1, [x29, #-32]
  88:	ldr	x0, [sp, #8]
  8c:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  90:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
  94:	ldur	x0, [x29, #-16]
  98:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  9c:	ldr	x8, [x0]
  a0:	str	x8, [sp, #40]
  a4:	ldr	x1, [sp, #40]
  a8:	ldr	x0, [sp, #8]
  ac:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  b0:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
  b4:	ldur	x0, [x29, #-16]
  b8:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  bc:	ldr	x8, [x0]
  c0:	str	x8, [sp, #32]
  c4:	ldr	x1, [sp, #32]
  c8:	ldr	x0, [sp, #8]
  cc:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  d0:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
  d4:	ldur	x0, [x29, #-16]
  d8:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  dc:	ldr	x1, [x0]
  e0:	ldr	x0, [sp, #8]
  e4:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  e8:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
  ec:	ldur	x0, [x29, #-16]
  f0:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  f4:	ldr	x1, [x0]
  f8:	ldr	x0, [sp, #8]
  fc:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 100:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
 104:	ldur	x0, [x29, #-16]
 108:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 10c:	ldr	x8, [x0]
 110:	str	x8, [sp, #24]
 114:	ldr	x1, [sp, #24]
 118:	ldr	x0, [sp, #8]
 11c:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 120:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
 124:	ldur	x0, [x29, #-16]
 128:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 12c:	ldr	x1, [x0]
 130:	ldr	x0, [sp, #8]
 134:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 138:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
 13c:	ldur	x0, [x29, #-16]
 140:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 144:	ldr	x1, [x0]
 148:	ldr	x0, [sp, #8]
 14c:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 150:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
 154:	ldur	x0, [x29, #-16]
 158:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 15c:	ldr	x8, [x0]
 160:	str	x8, [sp, #16]
 164:	ldr	x1, [sp, #16]
 168:	ldr	x0, [sp, #8]
 16c:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 170:	b	188 <_ZN4llvm8DIEValue7copyValERKS0_+0x188>
 174:	ldur	x0, [x29, #-16]
 178:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 17c:	ldr	x1, [x0]
 180:	ldr	x0, [sp, #8]
 184:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 188:	ldp	x29, x30, [sp, #80]
 18c:	add	sp, sp, #0x60
 190:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_10DIEIntegerEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_10DIEIntegerEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructINS_10DIEIntegerEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_9DIEStringEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_9DIEStringEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructINS_9DIEStringEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_7DIEExprEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_7DIEExprEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructINS_7DIEExprEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_8DIELabelEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_8DIELabelEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructINS_8DIELabelEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_14DIEBaseTypeRefEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_14DIEBaseTypeRefEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_14DIEBaseTypeRefEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_8DIEDeltaEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_8DIEDeltaEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_8DIEDeltaEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_8DIEEntryEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_8DIEEntryEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructINS_8DIEEntryEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_8DIEBlockEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_8DIEBlockEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_8DIEBlockEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_6DIELocEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_6DIELocEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_6DIELocEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_10DIELocListEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_10DIELocListEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructINS_10DIELocListEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_15DIEInlineStringEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_15DIEInlineStringEEEvv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_15DIEInlineStringEEEvv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_10DIEIntegerEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_10DIEIntegerEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_9DIEStringEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_9DIEStringEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_7DIEExprEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_7DIEExprEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_8DIELabelEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_8DIELabelEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_14DIEBaseTypeRefEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_14DIEBaseTypeRefEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_8DIEDeltaEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_8DIEDeltaEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_8DIEEntryEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_8DIEEntryEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_8DIEBlockEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_8DIEBlockEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_6DIELocEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_6DIELocEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_10DIELocListEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_10DIELocListEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_15DIEInlineStringEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_15DIEInlineStringEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_10DIEIntegerEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_10DIEIntegerEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_9DIEStringEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_9DIEStringEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_9DIEStringEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_9DIEStringEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_7DIEExprEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_7DIEExprEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_7DIEExprEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_7DIEExprEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_8DIELabelEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_8DIELabelEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_8DIELabelEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_8DIELabelEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_14DIEBaseTypeRefEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_14DIEBaseTypeRefEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_14DIEBaseTypeRefEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_14DIEBaseTypeRefEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_8DIEDeltaEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_8DIEDeltaEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_8DIEDeltaEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_8DIEDeltaEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_8DIEEntryEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_8DIEEntryEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_8DIEEntryEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_8DIEEntryEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_8DIEBlockEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_8DIEBlockEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_8DIEBlockEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_8DIEBlockEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_6DIELocEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_6DIELocEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_6DIELocEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_6DIELocEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_10DIELocListEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_10DIELocListEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_10DIELocListEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_10DIELocListEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_15DIEInlineStringEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_15DIEInlineStringEEEvT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_15DIEInlineStringEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_15DIEInlineStringEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIRlEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRlEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #48]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_12BasicDIEUnitEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_12BasicDIEUnitEE8hasValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_12BasicDIEUnitEE8hasValueEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #80]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEC2ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv:

0000000000000000 <_ZN4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #48]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x24>
  20:	b	28 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x28>
  24:	b	48 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0xad                  	// #173
  3c:	adrp	x3, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_8ArrayRefIhEEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_8ArrayRefIhEEE8hasValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_8ArrayRefIhEEE8hasValueEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #16]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_8ArrayRefIhEEE10getPointerEv:

0000000000000000 <_ZN4llvm8OptionalINS_8ArrayRefIhEEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_8ArrayRefIhEEE10getPointerEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #16]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv+0x24>
  20:	b	28 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv+0x28>
  24:	b	48 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0xad                  	// #173
  3c:	adrp	x3, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZNR4llvm8OptionalINS_8ArrayRefIhEEE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalINS_8ArrayRefIhEEE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalINS_8ArrayRefIhEEE8getValueEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_12BasicDIEUnitEE10getPointerEv:

0000000000000000 <_ZN4llvm8OptionalINS_12BasicDIEUnitEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_12BasicDIEUnitEE10getPointerEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #80]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv+0x24>
  20:	b	28 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv+0x28>
  24:	b	48 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0x49                  	// #73
  3c:	adrp	x3, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	stur	x4, [x29, #-40]
  20:	str	x5, [sp, #48]
  24:	ldur	x0, [x29, #-8]
  28:	ldur	x1, [x29, #-16]
  2c:	ldur	x8, [x29, #-24]
  30:	str	x0, [sp, #40]
  34:	mov	x0, x8
  38:	str	x1, [sp, #32]
  3c:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  40:	ldur	x8, [x29, #-32]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x8
  4c:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  50:	ldur	x8, [x29, #-40]
  54:	str	x0, [sp, #16]
  58:	mov	x0, x8
  5c:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  60:	ldr	x8, [sp, #48]
  64:	str	x0, [sp, #8]
  68:	mov	x0, x8
  6c:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  70:	ldr	x8, [sp, #40]
  74:	str	x0, [sp]
  78:	mov	x0, x8
  7c:	ldr	x1, [sp, #32]
  80:	ldr	x2, [sp, #24]
  84:	ldr	x3, [sp, #16]
  88:	ldr	x4, [sp, #8]
  8c:	ldr	x5, [sp]
  90:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  94:	ldp	x29, x30, [sp, #96]
  98:	add	sp, sp, #0x70
  9c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm3DIEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm3DIEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm11CompileUnitEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm11CompileUnitEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>:
   0:	sub	sp, sp, #0x120
   4:	stp	x29, x30, [sp, #256]
   8:	str	x28, [sp, #272]
   c:	add	x29, sp, #0x100
  10:	mov	x8, #0x1                   	// #1
  14:	adrp	x9, 0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  18:	add	x9, x9, #0x0
  1c:	mov	x10, xzr
  20:	mov	x11, #0x20                  	// #32
  24:	sub	x12, x29, #0x8
  28:	sub	x13, x29, #0x58
  2c:	stur	x1, [x29, #-8]
  30:	stur	x0, [x29, #-16]
  34:	stur	x2, [x29, #-24]
  38:	stur	x3, [x29, #-32]
  3c:	stur	x4, [x29, #-40]
  40:	stur	x5, [x29, #-48]
  44:	ldur	x14, [x29, #-16]
  48:	mov	x0, x14
  4c:	mov	x1, x8
  50:	mov	x2, x9
  54:	stur	x10, [x29, #-112]
  58:	stur	x11, [x29, #-120]
  5c:	str	x12, [sp, #128]
  60:	str	x13, [sp, #120]
  64:	str	x14, [sp, #112]
  68:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  6c:	stur	x0, [x29, #-56]
  70:	ldr	x8, [sp, #112]
  74:	ldr	x9, [x8]
  78:	stur	x9, [x29, #-64]
  7c:	ldr	x9, [x8, #8]
  80:	stur	x9, [x29, #-72]
  84:	mov	x0, x8
  88:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  8c:	stur	x0, [x29, #-88]
  90:	ldr	x0, [sp, #128]
  94:	ldr	x1, [sp, #120]
  98:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  9c:	stur	x0, [x29, #-80]
  a0:	ldur	x1, [x29, #-56]
  a4:	ldr	x0, [sp, #112]
  a8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  ac:	stur	x0, [x29, #-96]
  b0:	ldur	x8, [x29, #-96]
  b4:	stur	x8, [x29, #-104]
  b8:	ldur	x8, [x29, #-96]
  bc:	ldur	x9, [x29, #-80]
  c0:	mov	x10, #0x20                  	// #32
  c4:	mul	x9, x10, x9
  c8:	add	x1, x8, x9
  cc:	ldur	x0, [x29, #-24]
  d0:	str	x10, [sp, #104]
  d4:	str	x1, [sp, #96]
  d8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  dc:	ldur	x8, [x29, #-32]
  e0:	str	x0, [sp, #88]
  e4:	mov	x0, x8
  e8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  ec:	ldur	x8, [x29, #-40]
  f0:	str	x0, [sp, #80]
  f4:	mov	x0, x8
  f8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  fc:	ldur	x8, [x29, #-48]
 100:	str	x0, [sp, #72]
 104:	mov	x0, x8
 108:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 10c:	ldr	x8, [sp, #112]
 110:	str	x0, [sp, #64]
 114:	mov	x0, x8
 118:	ldr	x1, [sp, #96]
 11c:	ldr	x2, [sp, #88]
 120:	ldr	x3, [sp, #80]
 124:	ldr	x4, [sp, #72]
 128:	ldr	x5, [sp, #64]
 12c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 130:	ldur	x8, [x29, #-112]
 134:	stur	x8, [x29, #-104]
 138:	ldur	x0, [x29, #-64]
 13c:	ldr	x9, [sp, #128]
 140:	str	x0, [sp, #56]
 144:	mov	x0, x9
 148:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 14c:	ldr	x1, [x0]
 150:	ldur	x2, [x29, #-96]
 154:	ldr	x0, [sp, #112]
 158:	str	x1, [sp, #48]
 15c:	str	x2, [sp, #40]
 160:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 164:	ldr	x8, [sp, #56]
 168:	str	x0, [sp, #32]
 16c:	mov	x0, x8
 170:	ldr	x1, [sp, #48]
 174:	ldr	x2, [sp, #40]
 178:	ldr	x3, [sp, #32]
 17c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 180:	stur	x0, [x29, #-104]
 184:	ldur	x8, [x29, #-104]
 188:	add	x8, x8, #0x20
 18c:	stur	x8, [x29, #-104]
 190:	ldr	x0, [sp, #128]
 194:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 198:	ldr	x0, [x0]
 19c:	ldur	x1, [x29, #-72]
 1a0:	ldur	x2, [x29, #-104]
 1a4:	ldr	x8, [sp, #112]
 1a8:	str	x0, [sp, #24]
 1ac:	mov	x0, x8
 1b0:	str	x1, [sp, #16]
 1b4:	str	x2, [sp, #8]
 1b8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 1bc:	ldr	x8, [sp, #24]
 1c0:	str	x0, [sp]
 1c4:	mov	x0, x8
 1c8:	ldr	x1, [sp, #16]
 1cc:	ldr	x2, [sp, #8]
 1d0:	ldr	x3, [sp]
 1d4:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 1d8:	stur	x0, [x29, #-104]
 1dc:	ldur	x1, [x29, #-64]
 1e0:	ldr	x8, [sp, #112]
 1e4:	ldr	x9, [x8, #16]
 1e8:	ldur	x10, [x29, #-64]
 1ec:	subs	x9, x9, x10
 1f0:	ldur	x10, [x29, #-120]
 1f4:	sdiv	x2, x9, x10
 1f8:	mov	x0, x8
 1fc:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 200:	ldur	x8, [x29, #-96]
 204:	ldr	x9, [sp, #112]
 208:	str	x8, [x9]
 20c:	ldur	x8, [x29, #-104]
 210:	str	x8, [x9, #8]
 214:	ldur	x8, [x29, #-96]
 218:	ldur	x10, [x29, #-56]
 21c:	ldr	x11, [sp, #104]
 220:	mul	x10, x11, x10
 224:	add	x8, x8, x10
 228:	str	x8, [x9, #16]
 22c:	ldr	x28, [sp, #272]
 230:	ldp	x29, x30, [sp, #256]
 234:	add	sp, sp, #0x120
 238:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	stur	x4, [x29, #-40]
  20:	str	x5, [sp, #48]
  24:	ldur	x0, [x29, #-16]
  28:	ldur	x8, [x29, #-24]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  38:	ldur	x8, [x29, #-32]
  3c:	str	x0, [sp, #32]
  40:	mov	x0, x8
  44:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  48:	ldur	x8, [x29, #-40]
  4c:	str	x0, [sp, #24]
  50:	mov	x0, x8
  54:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  58:	ldr	x8, [sp, #48]
  5c:	str	x0, [sp, #16]
  60:	mov	x0, x8
  64:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  68:	ldr	x8, [sp, #40]
  6c:	str	x0, [sp, #8]
  70:	mov	x0, x8
  74:	ldr	x1, [sp, #32]
  78:	ldr	x2, [sp, #24]
  7c:	ldr	x3, [sp, #16]
  80:	ldr	x4, [sp, #8]
  84:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  88:	ldp	x29, x30, [sp, #96]
  8c:	add	sp, sp, #0x70
  90:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_:

0000000000000000 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	str	x4, [sp, #40]
  20:	ldur	x0, [x29, #-8]
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #32]
  2c:	mov	x0, x8
  30:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #24]
  3c:	mov	x0, x8
  40:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  44:	ldur	x8, [x29, #-32]
  48:	str	x0, [sp, #16]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  54:	ldr	x8, [sp, #40]
  58:	str	x0, [sp, #8]
  5c:	mov	x0, x8
  60:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  64:	ldr	x8, [sp, #32]
  68:	str	x0, [sp]
  6c:	mov	x0, x8
  70:	ldr	x1, [sp, #24]
  74:	ldr	x2, [sp, #16]
  78:	ldr	x3, [sp, #8]
  7c:	ldr	x4, [sp]
  80:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  84:	ldp	x29, x30, [sp, #80]
  88:	add	sp, sp, #0x60
  8c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	stur	x4, [x29, #-40]
  20:	ldur	x8, [x29, #-8]
  24:	ldur	x0, [x29, #-24]
  28:	str	x8, [sp, #48]
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  30:	ldur	x8, [x29, #-32]
  34:	str	x0, [sp, #40]
  38:	mov	x0, x8
  3c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  40:	ldur	x8, [x29, #-40]
  44:	str	x0, [sp, #32]
  48:	mov	x0, x8
  4c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  50:	ldr	x8, [sp, #48]
  54:	str	x0, [sp, #24]
  58:	mov	x0, x8
  5c:	ldr	x1, [sp, #40]
  60:	ldr	x2, [sp, #32]
  64:	ldr	x3, [sp, #24]
  68:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  6c:	ldr	x8, [sp, #48]
  70:	add	x0, x8, #0x18
  74:	ldur	x9, [x29, #-16]
  78:	str	x0, [sp, #16]
  7c:	mov	x0, x9
  80:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  84:	ldr	x8, [sp, #16]
  88:	str	x0, [sp, #8]
  8c:	mov	x0, x8
  90:	ldr	x1, [sp, #8]
  94:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  98:	ldp	x29, x30, [sp, #96]
  9c:	add	sp, sp, #0x70
  a0:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS3_JRS5_RS6_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS3_JRS5_RS6_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x0, [x29, #-24]
  24:	str	x8, [sp, #40]
  28:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  2c:	ldur	x8, [x29, #-32]
  30:	str	x0, [sp, #32]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  3c:	ldr	x8, [sp, #40]
  40:	str	x0, [sp, #24]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #32]
  4c:	ldr	x2, [sp, #24]
  50:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  54:	ldr	x8, [sp, #40]
  58:	add	x0, x8, #0x10
  5c:	ldur	x9, [x29, #-16]
  60:	str	x0, [sp, #16]
  64:	mov	x0, x9
  68:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  6c:	ldr	x8, [sp, #16]
  70:	str	x0, [sp, #8]
  74:	mov	x0, x8
  78:	ldr	x1, [sp, #8]
  7c:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  80:	ldp	x29, x30, [sp, #80]
  84:	add	sp, sp, #0x60
  88:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC2IRS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC2IRS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS3_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS3_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-24]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS3_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #32]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #24]
  38:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS3_EvEEOT_DpOT0_>
  3c:	ldr	x8, [sp, #32]
  40:	add	x0, x8, #0x8
  44:	ldur	x9, [x29, #-16]
  48:	str	x0, [sp, #16]
  4c:	mov	x0, x9
  50:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS3_EvEEOT_DpOT0_>
  54:	ldr	x8, [sp, #16]
  58:	str	x0, [sp, #8]
  5c:	mov	x0, x8
  60:	ldr	x1, [sp, #8]
  64:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS3_EvEEOT_DpOT0_>
  68:	ldp	x29, x30, [sp, #64]
  6c:	add	sp, sp, #0x50
  70:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC2IRS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC2IRS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2IRS1_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2IRS1_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2IRS1_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2IRS1_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC2IRS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC2IRS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC2IRS1_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC2IRS1_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC2IRS1_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSJ_SM_:

0000000000000000 <_ZN9__gnu_cxxmiIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSJ_SM_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x20                  	// #32
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSJ_SM_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSJ_SM_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_relocateEPSA_SD_SD_RSB_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_relocateEPSA_SD_SD_RSB_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_relocateEPSA_SD_SD_RSB_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE13_M_deallocateEPSA_m:

0000000000000000 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE13_M_deallocateEPSA_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE13_M_deallocateEPSA_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE13_M_deallocateEPSA_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x20                  	// #32
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_max_sizeERKSB_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_max_sizeERKSB_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_max_sizeERKSB_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_max_sizeERKSB_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8max_sizeERKSB_:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8max_sizeERKSB_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8max_sizeERKSB_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8allocateERSB_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8allocateERSB_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8allocateERSB_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x20                  	// #32
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE14_S_do_relocateEPSA_SD_SD_RSB_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE14_S_do_relocateEPSA_SD_SD_RSB_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE14_S_do_relocateEPSA_SD_SD_RSB_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_:

0000000000000000 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x20
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x20
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEET_SC_:

0000000000000000 <_ZSt12__niter_baseIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEET_SC_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt11__addressofISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEPT_RSB_:

0000000000000000 <_ZSt11__addressofISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEPT_RSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JSA_EEEvRSB_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JSA_EEEvRSB_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JSA_EEEvRSB_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JSA_EEEvRSB_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt4moveIRSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOSD_:

0000000000000000 <_ZSt4moveIRSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOSD_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE7destroyISA_EEvRSB_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE7destroyISA_EEvRSB_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE7destroyISA_EEvRSB_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JSB_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JSB_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JSB_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JSB_EEEvPT_DpOT0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt7forwardISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEOT_RNSt16remove_referenceISB_E4typeE:

0000000000000000 <_ZSt7forwardISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEOT_RNSt16remove_referenceISB_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_:

0000000000000000 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_>
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #16]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_>
  3c:	ldr	x8, [sp, #24]
  40:	add	x0, x8, #0x18
  44:	ldur	x9, [x29, #-16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x9
  50:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_>
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_>
  58:	ldr	x8, [sp, #8]
  5c:	str	x0, [sp]
  60:	mov	x0, x8
  64:	ldr	x1, [sp]
  68:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_>
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x40
  74:	ret

Disassembly of section .text._ZSt4moveIRSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOSB_:

0000000000000000 <_ZSt4moveIRSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS7_>
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS7_>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #16]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS7_>
  3c:	ldr	x8, [sp, #24]
  40:	add	x0, x8, #0x10
  44:	ldur	x9, [x29, #-16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x9
  50:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS7_>
  54:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS7_>
  58:	ldr	x8, [sp, #8]
  5c:	str	x0, [sp]
  60:	mov	x0, x8
  64:	ldr	x1, [sp]
  68:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS7_>
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x40
  74:	ret

Disassembly of section .text._ZSt7forwardIPN4llvm3DIEEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIPN4llvm3DIEEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x18
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS9_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC2IS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC2IS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC2IS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRSt11_Tuple_implILm2EJPN4llvm11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt11_Tuple_implILm2EJPN4llvm11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2EOS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2EOS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2EOS4_>
  24:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2EOS4_>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #16]
  38:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2EOS4_>
  3c:	ldr	x8, [sp, #24]
  40:	add	x0, x8, #0x8
  44:	ldur	x9, [x29, #-16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x9
  50:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2EOS4_>
  54:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2EOS4_>
  58:	ldr	x8, [sp, #8]
  5c:	str	x0, [sp]
  60:	mov	x0, x8
  64:	ldr	x1, [sp]
  68:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2EOS4_>
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x40
  74:	ret

Disassembly of section .text._ZSt7forwardIPKN4llvm11CompileUnitEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIPKN4llvm11CompileUnitEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS7_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC2IS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_tailERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_tailERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2EOS2_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2EOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2EOS2_>
  28:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2EOS2_>
  2c:	ldr	x8, [sp, #8]
  30:	str	x0, [sp]
  34:	mov	x0, x8
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2EOS2_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardIPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERS4_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC2IS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC2IS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC2IS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt7forwardIN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERS2_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC2IS1_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC2IS1_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC2IS1_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EE7_M_headERS2_:

0000000000000000 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EE7_M_headERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE7destroyISB_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE7destroyISB_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE10deallocateERSB_PSA_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE10deallocateERSB_PSA_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE10deallocateERSB_PSA_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE10deallocateEPSB_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE10deallocateEPSB_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEC2ERKSC_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEC2ERKSC_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	str	x8, [sp, #16]
  30:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  44:	ldur	x8, [x29, #-16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  54:	ldr	x1, [sp, #8]
  58:	str	x0, [sp]
  5c:	mov	x0, x1
  60:	ldr	x1, [sp]
  64:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  68:	ldp	x29, x30, [sp, #48]
  6c:	add	sp, sp, #0x40
  70:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x18
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS9_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSD_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSD_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x18
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSD_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_tailERSD_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_tailERSD_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	str	x8, [sp, #16]
  30:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  44:	ldur	x8, [x29, #-16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  54:	ldr	x1, [sp, #8]
  58:	str	x0, [sp]
  5c:	mov	x0, x1
  60:	ldr	x1, [sp]
  64:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  68:	ldp	x29, x30, [sp, #48]
  6c:	add	sp, sp, #0x40
  70:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERKS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERKS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERPN4llvm3DIEELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0ERPN4llvm3DIEELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS7_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSA_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSA_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_tailERSA_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_tailERSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE:

0000000000000000 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	str	x8, [sp, #16]
  30:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  44:	ldur	x8, [x29, #-16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  54:	ldr	x1, [sp, #8]
  58:	str	x0, [sp]
  5c:	mov	x0, x1
  60:	ldr	x1, [sp]
  64:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  68:	ldp	x29, x30, [sp, #48]
  6c:	add	sp, sp, #0x40
  70:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERKS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERPKN4llvm11CompileUnitELb0EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ERPKN4llvm11CompileUnitELb0EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERKS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERKS4_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_headERS6_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_tailERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_tailERS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE9_M_assignIS1_EEvRKS_ILm3EJT_EE:

0000000000000000 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE9_M_assignIS1_EEvRKS_ILm3EJT_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE9_M_assignIS1_EEvRKS_ILm3EJT_EE>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE9_M_assignIS1_EEvRKS_ILm3EJT_EE>
  38:	ldr	x8, [sp]
  3c:	ldr	x9, [x8]
  40:	str	x9, [x0]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_tailERKS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_tailERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2ERPN4llvm11DeclContextELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm2ERPN4llvm11DeclContextELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERKS2_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERKS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE7_M_headERS3_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE7_M_headERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE7_M_headERS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EE7_M_headERKS2_:

0000000000000000 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EE7_M_headERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3ERN4llvm13PatchLocationELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm3ERN4llvm13PatchLocationELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	sub	x9, x29, #0x20
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x10, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	mov	x0, x10
  28:	mov	x2, x9
  2c:	str	x8, [sp, #88]
  30:	str	x10, [sp, #80]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  38:	tbnz	w0, #0, 40 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x40>
  3c:	b	98 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x98>
  40:	ldur	x1, [x29, #-32]
  44:	ldr	x0, [sp, #80]
  48:	str	x1, [sp, #72]
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  50:	sub	x8, x29, #0x40
  54:	str	x8, [sp, #64]
  58:	ldr	x9, [sp, #80]
  5c:	str	x0, [sp, #56]
  60:	mov	x0, x9
  64:	ldr	x1, [sp, #72]
  68:	ldr	x2, [sp, #56]
  6c:	mov	x3, x9
  70:	mov	w10, #0x1                   	// #1
  74:	and	w4, w10, #0x1
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  7c:	sub	x1, x29, #0x41
  80:	mov	w10, #0x0                   	// #0
  84:	sturb	w10, [x29, #-65]
  88:	ldr	x8, [sp, #88]
  8c:	ldr	x0, [sp, #64]
  90:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  94:	b	12c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x12c>
  98:	ldur	x1, [x29, #-32]
  9c:	ldur	x0, [x29, #-16]
  a0:	str	x1, [sp, #48]
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  a8:	ldur	x8, [x29, #-24]
  ac:	str	x0, [sp, #40]
  b0:	mov	x0, x8
  b4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  b8:	ldr	x8, [sp, #80]
  bc:	str	x0, [sp, #32]
  c0:	mov	x0, x8
  c4:	ldr	x1, [sp, #48]
  c8:	ldr	x2, [sp, #40]
  cc:	ldr	x3, [sp, #32]
  d0:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  d4:	stur	x0, [x29, #-32]
  d8:	ldur	x1, [x29, #-32]
  dc:	ldr	x0, [sp, #80]
  e0:	str	x1, [sp, #24]
  e4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  e8:	add	x8, sp, #0x68
  ec:	str	x8, [sp, #16]
  f0:	ldr	x9, [sp, #80]
  f4:	str	x0, [sp, #8]
  f8:	mov	x0, x9
  fc:	ldr	x1, [sp, #24]
 100:	ldr	x2, [sp, #8]
 104:	mov	x3, x9
 108:	mov	w10, #0x1                   	// #1
 10c:	and	w4, w10, #0x1
 110:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
 114:	add	x1, sp, #0x67
 118:	mov	w10, #0x1                   	// #1
 11c:	strb	w10, [sp, #103]
 120:	ldr	x8, [sp, #88]
 124:	ldr	x0, [sp, #16]
 128:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
 12c:	ldp	x29, x30, [sp, #208]
 130:	add	sp, sp, #0xe0
 134:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPS6_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	mov	x2, x8
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPS6_>
  2c:	mov	w9, #0x1                   	// #1
  30:	and	w9, w0, w9
  34:	strb	w9, [sp, #15]
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x10, [sp, #24]
  40:	str	x8, [x10]
  44:	ldrb	w9, [sp, #15]
  48:	and	w0, w9, #0x1
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_:

0000000000000000 <_ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #24]
  1c:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_>
  30:	ldr	x1, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	and	w9, w4, #0x1
  20:	sturb	w9, [x29, #-33]
  24:	ldur	x10, [x29, #-8]
  28:	str	x8, [sp, #24]
  2c:	str	x10, [sp, #16]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  34:	tbnz	w0, #0, 3c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb+0x3c>
  38:	b	9c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb+0x9c>
  3c:	ldur	x8, [x29, #-16]
  40:	ldr	x0, [sp, #16]
  44:	str	x8, [sp, #8]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  4c:	ldr	x8, [sp, #8]
  50:	cmp	x8, x0
  54:	b.ne	68 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb+0x68>  // b.any
  58:	ldr	x0, [sp, #16]
  5c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  60:	str	x0, [sp]
  64:	b	74 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb+0x74>
  68:	ldur	x8, [x29, #-16]
  6c:	add	x8, x8, #0x10
  70:	str	x8, [sp]
  74:	ldr	x8, [sp]
  78:	str	x8, [sp, #32]
  7c:	ldr	x1, [sp, #32]
  80:	ldur	x2, [x29, #-24]
  84:	ldur	x3, [x29, #-32]
  88:	ldurb	w9, [x29, #-33]
  8c:	ldr	x0, [sp, #24]
  90:	and	w4, w9, #0x1
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  98:	b	b8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb+0xb8>
  9c:	ldur	x1, [x29, #-16]
  a0:	ldur	x2, [x29, #-24]
  a4:	ldur	x3, [x29, #-32]
  a8:	ldurb	w8, [x29, #-33]
  ac:	ldr	x0, [sp, #24]
  b0:	and	w4, w8, #0x1
  b4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x10                  	// #16
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #24]
  24:	ldr	x2, [sp, #24]
  28:	ldur	x3, [x29, #-16]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  30:	stur	x0, [x29, #-16]
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  3c:	ldr	x8, [x0]
  40:	ldur	x0, [x29, #-16]
  44:	str	x8, [sp, #8]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  4c:	ldr	x8, [sp, #8]
  50:	str	x8, [x0]
  54:	ldur	x0, [x29, #-16]
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  5c:	ldr	x8, [sp, #16]
  60:	str	x0, [sp]
  64:	mov	x0, x8
  68:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  6c:	ldr	x8, [x0]
  70:	ldr	x9, [sp]
  74:	str	x8, [x9]
  78:	ldur	x0, [x29, #-16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	ldur	x8, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  28:	stur	x0, [x29, #-40]
  2c:	ldr	x0, [sp, #48]
  30:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  34:	stur	w0, [x29, #-44]
  38:	ldur	w9, [x29, #-44]
  3c:	cbnz	w9, 5c <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x5c>
  40:	ldur	x8, [x29, #-32]
  44:	mov	x9, xzr
  48:	str	x9, [x8]
  4c:	mov	w10, wzr
  50:	and	w10, w10, #0x1
  54:	sturb	w10, [x29, #-1]
  58:	b	214 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x214>
  5c:	mov	x8, xzr
  60:	stur	x8, [x29, #-56]
  64:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  68:	sub	x1, x29, #0x40
  6c:	stur	x0, [x29, #-64]
  70:	str	x1, [sp, #40]
  74:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  78:	str	x0, [sp, #72]
  7c:	ldur	x0, [x29, #-24]
  80:	ldr	x1, [sp, #40]
  84:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  88:	mov	w9, #0x0                   	// #0
  8c:	str	w9, [sp, #36]
  90:	tbnz	w0, #0, b4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xb4>
  94:	ldur	x0, [x29, #-24]
  98:	add	x1, sp, #0x48
  9c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  a0:	mov	w8, #0x0                   	// #0
  a4:	str	w8, [sp, #36]
  a8:	tbnz	w0, #0, b4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xb4>
  ac:	mov	w8, #0x1                   	// #1
  b0:	str	w8, [sp, #36]
  b4:	ldr	w8, [sp, #36]
  b8:	tbnz	w8, #0, c0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xc0>
  bc:	b	c4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xc4>
  c0:	b	e4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xe4>
  c4:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  c8:	add	x0, x0, #0x0
  cc:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  d0:	add	x1, x1, #0x0
  d4:	mov	w2, #0x252                 	// #594
  d8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  dc:	add	x3, x3, #0x0
  e0:	bl	0 <__assert_fail>
  e4:	ldur	x0, [x29, #-24]
  e8:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  ec:	ldur	w8, [x29, #-44]
  f0:	mov	w9, #0x1                   	// #1
  f4:	subs	w8, w8, #0x1
  f8:	and	w8, w0, w8
  fc:	str	w8, [sp, #68]
 100:	str	w9, [sp, #64]
 104:	ldur	x8, [x29, #-40]
 108:	ldr	w9, [sp, #68]
 10c:	mov	w10, w9
 110:	mov	x11, #0x10                  	// #16
 114:	mul	x10, x11, x10
 118:	add	x8, x8, x10
 11c:	str	x8, [sp, #56]
 120:	ldur	x0, [x29, #-24]
 124:	ldr	x8, [sp, #56]
 128:	str	x0, [sp, #24]
 12c:	mov	x0, x8
 130:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 134:	ldr	x8, [sp, #24]
 138:	str	x0, [sp, #16]
 13c:	mov	x0, x8
 140:	ldr	x1, [sp, #16]
 144:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 148:	tbnz	w0, #0, 150 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x150>
 14c:	b	16c <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x16c>
 150:	ldr	x8, [sp, #56]
 154:	ldur	x9, [x29, #-32]
 158:	str	x8, [x9]
 15c:	mov	w10, #0x1                   	// #1
 160:	and	w10, w10, #0x1
 164:	sturb	w10, [x29, #-1]
 168:	b	214 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x214>
 16c:	ldr	x0, [sp, #56]
 170:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 174:	sub	x1, x29, #0x40
 178:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 17c:	tbnz	w0, #0, 184 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x184>
 180:	b	1bc <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1bc>
 184:	ldur	x8, [x29, #-56]
 188:	cbz	x8, 198 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x198>
 18c:	ldur	x8, [x29, #-56]
 190:	str	x8, [sp, #8]
 194:	b	1a0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1a0>
 198:	ldr	x8, [sp, #56]
 19c:	str	x8, [sp, #8]
 1a0:	ldr	x8, [sp, #8]
 1a4:	ldur	x9, [x29, #-32]
 1a8:	str	x8, [x9]
 1ac:	mov	w10, wzr
 1b0:	and	w10, w10, #0x1
 1b4:	sturb	w10, [x29, #-1]
 1b8:	b	214 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x214>
 1bc:	ldr	x0, [sp, #56]
 1c0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 1c4:	add	x1, sp, #0x48
 1c8:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 1cc:	tbnz	w0, #0, 1d4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1d4>
 1d0:	b	1e4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1e4>
 1d4:	ldur	x8, [x29, #-56]
 1d8:	cbnz	x8, 1e4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1e4>
 1dc:	ldr	x8, [sp, #56]
 1e0:	stur	x8, [x29, #-56]
 1e4:	ldr	w8, [sp, #64]
 1e8:	add	w9, w8, #0x1
 1ec:	str	w9, [sp, #64]
 1f0:	ldr	w9, [sp, #68]
 1f4:	add	w8, w9, w8
 1f8:	str	w8, [sp, #68]
 1fc:	ldur	w8, [x29, #-44]
 200:	subs	w8, w8, #0x1
 204:	ldr	w9, [sp, #68]
 208:	and	w8, w9, w8
 20c:	str	w8, [sp, #68]
 210:	b	104 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x104>
 214:	ldurb	w8, [x29, #-1]
 218:	and	w0, w8, #0x1
 21c:	ldp	x29, x30, [sp, #144]
 220:	add	sp, sp, #0xa0
 224:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE7isEqualERKmS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoImE7isEqualERKmS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12getHashValueERKm:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12getHashValueERKm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12getHashValueERKm>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseMapPairImmE8getFirstEv:

0000000000000000 <_ZNK4llvm6detail12DenseMapPairImmE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	str	x8, [sp, #16]
  20:	cbz	w9, 34 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv+0x34>
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>
  2c:	str	x0, [sp, #8]
  30:	b	44 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv+0x44>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>
  3c:	ldr	x8, [x0]
  40:	str	x8, [sp, #8]
  44:	ldr	x8, [sp, #8]
  48:	mov	x0, x8
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	str	x8, [sp]
  20:	cbz	w9, 28 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv+0x28>
  24:	b	48 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv+0x48>
  28:	adrp	x0, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0x44e                 	// #1102
  3c:	adrp	x3, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x8, [sp]
  4c:	add	x0, x8, #0x10
  50:	ldp	x29, x30, [sp, #16]
  54:	add	sp, sp, #0x20
  58:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	w10, [x9, #8]
  1c:	tst	w10, #0x1
  20:	cset	w10, ne  // ne = any
  24:	eor	w8, w10, w8
  28:	str	x9, [sp]
  2c:	tbnz	w8, #0, 34 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv+0x34>
  30:	b	38 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv+0x38>
  34:	b	58 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv+0x58>
  38:	adrp	x0, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x45b                 	// #1115
  4c:	adrp	x3, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x8, [sp]
  5c:	add	x0, x8, #0x10
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	str	x8, [sp, #16]
  20:	cbz	w9, 30 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv+0x30>
  24:	mov	w8, #0x1                   	// #1
  28:	str	w8, [sp, #12]
  2c:	b	40 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv+0x40>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv>
  38:	ldr	w8, [x0, #8]
  3c:	str	w8, [sp, #12]
  40:	ldr	w8, [sp, #12]
  44:	mov	w0, w8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoImE11getEmptyKeyEv>:
   0:	mov	x0, #0xffffffffffffffff    	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoImE15getTombstoneKeyEv>:
   0:	mov	x0, #0xfffffffffffffffe    	// #-2
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE12getHashValueERKm:

0000000000000000 <_ZN4llvm12DenseMapInfoImE12getHashValueERKm>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x25                  	// #37
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x9, [x9]
  14:	mul	x8, x9, x8
  18:	mov	w0, w8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt7forwardIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbEC2IS7_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbEC2IS7_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbEC2IS7_bLb1EEEOT_OT0_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldr	q0, [x0, #16]
  38:	str	q0, [x8, #16]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbEC2IS7_bLb1EEEOT_OT0_>
  44:	ldrb	w9, [x0]
  48:	and	w9, w9, #0x1
  4c:	ldr	x8, [sp]
  50:	strb	w9, [x8, #32]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm20shouldReverseIterateImEEbv:

0000000000000000 <_ZN4llvm20shouldReverseIterateImEEbv>:
   0:	mov	w8, wzr
   4:	and	w0, w8, #0x1
   8:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	and	w8, w4, #0x1
  20:	strb	w8, [sp, #31]
  24:	ldur	x9, [x29, #-8]
  28:	ldr	x1, [sp, #32]
  2c:	mov	x0, x9
  30:	str	x9, [sp, #16]
  34:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb>
  38:	ldur	x9, [x29, #-16]
  3c:	ldr	x10, [sp, #16]
  40:	str	x9, [x10, #16]
  44:	ldur	x9, [x29, #-24]
  48:	str	x9, [x10, #24]
  4c:	mov	x0, x10
  50:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb>
  54:	mov	w8, #0x0                   	// #0
  58:	str	w8, [sp, #12]
  5c:	tbnz	w0, #0, 64 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0x64>
  60:	b	6c <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0x6c>
  64:	mov	w8, #0x1                   	// #1
  68:	str	w8, [sp, #12]
  6c:	ldr	w8, [sp, #12]
  70:	tbnz	w8, #0, 78 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0x78>
  74:	b	7c <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0x7c>
  78:	b	9c <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0x9c>
  7c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb>
  80:	add	x0, x0, #0x0
  84:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb>
  88:	add	x1, x1, #0x0
  8c:	mov	w2, #0x49f                 	// #1183
  90:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb>
  94:	add	x3, x3, #0x0
  98:	bl	0 <__assert_fail>
  9c:	ldrb	w8, [sp, #31]
  a0:	tbnz	w8, #0, a8 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0xa8>
  a4:	b	ac <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0xac>
  a8:	b	cc <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0xcc>
  ac:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb>
  b0:	tbnz	w0, #0, b8 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0xb8>
  b4:	b	c4 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0xc4>
  b8:	ldr	x0, [sp, #16]
  bc:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb>
  c0:	b	cc <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb+0xcc>
  c4:	ldr	x0, [sp, #16]
  c8:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb>
  cc:	ldp	x29, x30, [sp, #64]
  d0:	add	sp, sp, #0x50
  d4:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_:

0000000000000000 <_ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	ldr	x9, [sp]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x9, [x9]
  14:	ldr	x8, [x8, #8]
  18:	cmp	x9, x8
  1c:	cset	w10, eq  // eq = none
  20:	and	w0, w10, #0x1
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #16]
  18:	ldr	x10, [x8, #24]
  1c:	cmp	x9, x10
  20:	str	x8, [sp, #16]
  24:	b.cc	2c <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0x2c>  // b.lo, b.ul, b.last
  28:	b	4c <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x4ea                 	// #1258
  40:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  50:	stur	x0, [x29, #-16]
  54:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  58:	str	x0, [sp, #24]
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [x8, #16]
  64:	ldr	x10, [x8, #24]
  68:	mov	w11, #0x0                   	// #0
  6c:	cmp	x9, x10
  70:	str	w11, [sp, #12]
  74:	b.eq	c8 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0xc8>  // b.none
  78:	ldr	x8, [sp, #16]
  7c:	ldr	x9, [x8, #16]
  80:	mov	x10, #0xfffffffffffffff0    	// #-16
  84:	add	x0, x9, x10
  88:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  8c:	sub	x1, x29, #0x10
  90:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  94:	mov	w11, #0x1                   	// #1
  98:	str	w11, [sp, #8]
  9c:	tbnz	w0, #0, c0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0xc0>
  a0:	ldr	x8, [sp, #16]
  a4:	ldr	x9, [x8, #16]
  a8:	mov	x10, #0xfffffffffffffff0    	// #-16
  ac:	add	x0, x9, x10
  b0:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  b4:	add	x1, sp, #0x18
  b8:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  bc:	str	w0, [sp, #8]
  c0:	ldr	w8, [sp, #8]
  c4:	str	w8, [sp, #12]
  c8:	ldr	w8, [sp, #12]
  cc:	tbnz	w8, #0, d4 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0xd4>
  d0:	b	ec <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0xec>
  d4:	ldr	x8, [sp, #16]
  d8:	ldr	x9, [x8, #16]
  dc:	mov	x10, #0xfffffffffffffff0    	// #-16
  e0:	add	x9, x9, x10
  e4:	str	x9, [x8, #16]
  e8:	b	5c <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0x5c>
  ec:	ldp	x29, x30, [sp, #48]
  f0:	add	sp, sp, #0x40
  f4:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #16]
  18:	ldr	x10, [x8, #24]
  1c:	cmp	x9, x10
  20:	str	x8, [sp, #16]
  24:	b.hi	2c <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0x2c>  // b.pmore
  28:	b	4c <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x4e0                 	// #1248
  40:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  50:	stur	x0, [x29, #-16]
  54:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  58:	str	x0, [sp, #24]
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [x8, #16]
  64:	ldr	x10, [x8, #24]
  68:	mov	w11, #0x0                   	// #0
  6c:	cmp	x9, x10
  70:	str	w11, [sp, #12]
  74:	b.eq	b8 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0xb8>  // b.none
  78:	ldr	x8, [sp, #16]
  7c:	ldr	x0, [x8, #16]
  80:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  84:	sub	x1, x29, #0x10
  88:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  8c:	mov	w9, #0x1                   	// #1
  90:	str	w9, [sp, #8]
  94:	tbnz	w0, #0, b0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0xb0>
  98:	ldr	x8, [sp, #16]
  9c:	ldr	x0, [x8, #16]
  a0:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  a4:	add	x1, sp, #0x18
  a8:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  ac:	str	w0, [sp, #8]
  b0:	ldr	w8, [sp, #8]
  b4:	str	w8, [sp, #12]
  b8:	ldr	w8, [sp, #12]
  bc:	tbnz	w8, #0, c4 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0xc4>
  c0:	b	d8 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0xd8>
  c4:	ldr	x8, [sp, #16]
  c8:	ldr	x9, [x8, #16]
  cc:	add	x9, x9, #0x10
  d0:	str	x9, [x8, #16]
  d4:	b	5c <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0x5c>
  d8:	ldp	x29, x30, [sp, #48]
  dc:	add	sp, sp, #0x40
  e0:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairImmE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairImmE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	w8, #0x4                   	// #4
  10:	mov	w9, #0x3                   	// #3
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	stur	x3, [x29, #-32]
  24:	ldur	x10, [x29, #-8]
  28:	mov	x0, x10
  2c:	str	w8, [sp, #28]
  30:	str	w9, [sp, #24]
  34:	str	x10, [sp, #16]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  44:	add	w8, w0, #0x1
  48:	stur	w8, [x29, #-36]
  4c:	ldr	x0, [sp, #16]
  50:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  54:	str	w0, [sp, #40]
  58:	ldur	w8, [x29, #-36]
  5c:	ldr	w9, [sp, #28]
  60:	mul	w8, w8, w9
  64:	ldr	w11, [sp, #40]
  68:	ldr	w12, [sp, #24]
  6c:	mul	w11, w11, w12
  70:	cmp	w8, w11
  74:	b.cc	b0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0xb0>  // b.lo, b.ul, b.last
  78:	ldr	w8, [sp, #40]
  7c:	mov	w9, #0x2                   	// #2
  80:	mul	w1, w8, w9
  84:	ldr	x0, [sp, #16]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  8c:	ldur	x1, [x29, #-24]
  90:	ldr	x0, [sp, #16]
  94:	sub	x2, x29, #0x20
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  9c:	ldr	x10, [sp, #16]
  a0:	mov	x0, x10
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  a8:	str	w0, [sp, #40]
  ac:	b	108 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x108>
  b0:	ldr	w8, [sp, #40]
  b4:	ldur	w9, [x29, #-36]
  b8:	ldr	x0, [sp, #16]
  bc:	str	w8, [sp, #12]
  c0:	str	w9, [sp, #8]
  c4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  c8:	ldr	w8, [sp, #8]
  cc:	add	w9, w8, w0
  d0:	ldr	w10, [sp, #12]
  d4:	subs	w9, w10, w9
  d8:	ldr	w11, [sp, #40]
  dc:	mov	w12, #0x8                   	// #8
  e0:	udiv	w11, w11, w12
  e4:	cmp	w9, w11
  e8:	b.hi	108 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x108>  // b.pmore
  ec:	ldr	w1, [sp, #40]
  f0:	ldr	x0, [sp, #16]
  f4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  f8:	ldur	x1, [x29, #-24]
  fc:	ldr	x0, [sp, #16]
 100:	sub	x2, x29, #0x20
 104:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 108:	ldur	x8, [x29, #-32]
 10c:	cbz	x8, 114 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x114>
 110:	b	134 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x134>
 114:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 118:	add	x0, x0, #0x0
 11c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 120:	add	x1, x1, #0x0
 124:	mov	w2, #0x22f                 	// #559
 128:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 12c:	add	x3, x3, #0x0
 130:	bl	0 <__assert_fail>
 134:	ldr	x0, [sp, #16]
 138:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 13c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 140:	add	x1, sp, #0x20
 144:	str	x0, [sp, #32]
 148:	ldur	x0, [x29, #-32]
 14c:	str	x1, [sp]
 150:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 154:	ldr	x1, [sp]
 158:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 15c:	tbnz	w0, #0, 168 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x168>
 160:	ldr	x0, [sp, #16]
 164:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 168:	ldur	x0, [x29, #-32]
 16c:	ldp	x29, x30, [sp, #80]
 170:	add	sp, sp, #0x60
 174:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairImmE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairImmE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumEntriesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumEntriesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumEntriesEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E4growEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E4growEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E4growEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16getNumTombstonesEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>
  20:	add	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E22decrementNumTombstonesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E22decrementNumTombstonesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E22decrementNumTombstonesEv>
  20:	subs	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E22decrementNumTombstonesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumEntriesEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumEntriesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	lsr	w0, w9, #1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	cmp	w9, #0x1
  20:	str	x8, [sp, #56]
  24:	b.ls	68 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x68>  // b.plast
  28:	sub	x0, x29, #0x10
  2c:	mov	w8, #0x40                  	// #64
  30:	stur	w8, [x29, #-16]
  34:	ldur	w8, [x29, #-12]
  38:	subs	w8, w8, #0x1
  3c:	mov	w9, w8
  40:	ubfx	x9, x9, #0, #32
  44:	str	x0, [sp, #48]
  48:	mov	x0, x9
  4c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  50:	sub	x1, x29, #0x14
  54:	stur	w0, [x29, #-20]
  58:	ldr	x0, [sp, #48]
  5c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  60:	ldr	w8, [x0]
  64:	stur	w8, [x29, #-12]
  68:	ldr	x8, [sp, #56]
  6c:	ldr	w9, [x8, #8]
  70:	and	w9, w9, #0x1
  74:	cbz	w9, 218 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x218>
  78:	sub	x8, x29, #0x28
  7c:	stur	x8, [x29, #-48]
  80:	ldur	x8, [x29, #-48]
  84:	stur	x8, [x29, #-56]
  88:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  8c:	stur	x0, [x29, #-64]
  90:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  94:	stur	x0, [x29, #-72]
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  a0:	stur	x0, [x29, #-80]
  a4:	ldur	x8, [x29, #-80]
  a8:	add	x8, x8, #0x10
  ac:	str	x8, [sp, #88]
  b0:	ldur	x8, [x29, #-80]
  b4:	ldr	x9, [sp, #88]
  b8:	cmp	x8, x9
  bc:	b.eq	1c0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x1c0>  // b.none
  c0:	ldur	x0, [x29, #-80]
  c4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  c8:	sub	x1, x29, #0x40
  cc:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  d0:	tbnz	w0, #0, 1a8 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x1a8>
  d4:	ldur	x0, [x29, #-80]
  d8:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  dc:	sub	x1, x29, #0x48
  e0:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  e4:	tbnz	w0, #0, 1a8 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x1a8>
  e8:	ldur	x8, [x29, #-56]
  ec:	ldur	x9, [x29, #-48]
  f0:	subs	x8, x8, x9
  f4:	mov	x9, #0x10                  	// #16
  f8:	sdiv	x8, x8, x9
  fc:	mov	w10, #0x0                   	// #0
 100:	cmp	x8, #0x1
 104:	str	w10, [sp, #44]
 108:	b.cs	114 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x114>  // b.hs, b.nlast
 10c:	mov	w8, #0x1                   	// #1
 110:	str	w8, [sp, #44]
 114:	ldr	w8, [sp, #44]
 118:	tbnz	w8, #0, 120 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x120>
 11c:	b	124 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x124>
 120:	b	144 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x144>
 124:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 128:	add	x0, x0, #0x0
 12c:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 130:	add	x1, x1, #0x0
 134:	mov	w2, #0x402                 	// #1026
 138:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 13c:	add	x3, x3, #0x0
 140:	bl	0 <__assert_fail>
 144:	ldur	x0, [x29, #-56]
 148:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 14c:	ldur	x8, [x29, #-80]
 150:	str	x0, [sp, #32]
 154:	mov	x0, x8
 158:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 15c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 160:	ldr	x8, [x0]
 164:	ldr	x9, [sp, #32]
 168:	str	x8, [x9]
 16c:	ldur	x0, [x29, #-56]
 170:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 174:	ldur	x8, [x29, #-80]
 178:	str	x0, [sp, #24]
 17c:	mov	x0, x8
 180:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 184:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 188:	ldr	x8, [x0]
 18c:	ldr	x9, [sp, #24]
 190:	str	x8, [x9]
 194:	ldur	x8, [x29, #-56]
 198:	add	x8, x8, #0x10
 19c:	stur	x8, [x29, #-56]
 1a0:	ldur	x0, [x29, #-80]
 1a4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 1a8:	ldur	x0, [x29, #-80]
 1ac:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 1b0:	ldur	x8, [x29, #-80]
 1b4:	add	x8, x8, #0x10
 1b8:	stur	x8, [x29, #-80]
 1bc:	b	b0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xb0>
 1c0:	ldur	w8, [x29, #-12]
 1c4:	cmp	w8, #0x1
 1c8:	b.ls	204 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x204>  // b.plast
 1cc:	ldr	x8, [sp, #56]
 1d0:	ldr	w9, [x8, #8]
 1d4:	and	w9, w9, #0xfffffffe
 1d8:	str	w9, [x8, #8]
 1dc:	mov	x0, x8
 1e0:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 1e4:	ldur	w1, [x29, #-12]
 1e8:	ldr	x8, [sp, #56]
 1ec:	str	x0, [sp, #16]
 1f0:	mov	x0, x8
 1f4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 1f8:	ldr	x8, [sp, #16]
 1fc:	str	x0, [x8]
 200:	str	x1, [x8, #8]
 204:	ldur	x1, [x29, #-48]
 208:	ldur	x2, [x29, #-56]
 20c:	ldr	x0, [sp, #56]
 210:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 214:	b	2c0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x2c0>
 218:	ldr	x0, [sp, #56]
 21c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 220:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 224:	ldr	q0, [x0]
 228:	str	q0, [sp, #64]
 22c:	ldr	x0, [sp, #56]
 230:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 234:	ldur	w8, [x29, #-12]
 238:	cmp	w8, #0x1
 23c:	b.hi	258 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x258>  // b.pmore
 240:	ldr	x8, [sp, #56]
 244:	ldr	w9, [x8, #8]
 248:	and	w9, w9, #0xfffffffe
 24c:	orr	w9, w9, #0x1
 250:	str	w9, [x8, #8]
 254:	b	280 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x280>
 258:	ldr	x0, [sp, #56]
 25c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 260:	ldur	w1, [x29, #-12]
 264:	ldr	x8, [sp, #56]
 268:	str	x0, [sp, #8]
 26c:	mov	x0, x8
 270:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 274:	ldr	x8, [sp, #8]
 278:	str	x0, [x8]
 27c:	str	x1, [x8, #8]
 280:	ldr	x1, [sp, #64]
 284:	ldr	x8, [sp, #64]
 288:	ldr	w9, [sp, #72]
 28c:	mov	w10, w9
 290:	mov	x11, #0x10                  	// #16
 294:	mul	x10, x11, x10
 298:	add	x2, x8, x10
 29c:	ldr	x0, [sp, #56]
 2a0:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 2a4:	ldr	x0, [sp, #64]
 2a8:	ldr	w9, [sp, #72]
 2ac:	mov	w8, w9
 2b0:	mov	x10, #0x10                  	// #16
 2b4:	mul	x1, x10, x8
 2b8:	mov	x2, #0x8                   	// #8
 2bc:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 2c0:	ldp	x29, x30, [sp, #176]
 2c4:	add	sp, sp, #0xc0
 2c8:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp, #8]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.cs	30 <_ZSt3maxIjERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxIjERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	orr	x8, x9, x8, lsr #1
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	orr	x8, x9, x8, lsr #2
  24:	str	x8, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x9, [sp, #8]
  30:	orr	x8, x9, x8, lsr #4
  34:	str	x8, [sp, #8]
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp, #8]
  40:	orr	x8, x9, x8, lsr #8
  44:	str	x8, [sp, #8]
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp, #8]
  50:	orr	x8, x9, x8, lsr #16
  54:	str	x8, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #8]
  60:	orr	x8, x9, x8, lsr #32
  64:	str	x8, [sp, #8]
  68:	ldr	x8, [sp, #8]
  6c:	add	x0, x8, #0x1
  70:	add	sp, sp, #0x10
  74:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	w8, [sp, #4]
  18:	mov	w9, #0x0                   	// #0
  1c:	cmp	w8, #0x1
  20:	str	w9, [sp]
  24:	b.ls	30 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj+0x30>  // b.plast
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp]
  30:	ldr	w8, [sp]
  34:	tbnz	w8, #0, 3c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj+0x3c>
  38:	b	40 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj+0x40>
  3c:	b	60 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj+0x60>
  40:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x47d                 	// #1149
  54:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	w8, [sp, #4]
  64:	mov	w9, w8
  68:	mov	x10, #0x10                  	// #16
  6c:	mul	x0, x10, x9
  70:	mov	x1, #0x8                   	// #8
  74:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  78:	str	x0, [sp, #16]
  7c:	ldr	w8, [sp, #4]
  80:	str	w8, [sp, #24]
  84:	ldr	x0, [sp, #16]
  88:	ldr	x1, [sp, #24]
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  2c:	stur	x0, [x29, #-32]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  34:	stur	x0, [x29, #-40]
  38:	ldur	x8, [x29, #-16]
  3c:	stur	x8, [x29, #-48]
  40:	ldur	x8, [x29, #-24]
  44:	str	x8, [sp, #56]
  48:	ldur	x8, [x29, #-48]
  4c:	ldr	x9, [sp, #56]
  50:	cmp	x8, x9
  54:	b.eq	164 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x164>  // b.none
  58:	ldur	x0, [x29, #-48]
  5c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  60:	sub	x1, x29, #0x20
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  68:	tbnz	w0, #0, 14c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x14c>
  6c:	ldur	x0, [x29, #-48]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  74:	sub	x1, x29, #0x28
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  7c:	tbnz	w0, #0, 14c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x14c>
  80:	ldur	x0, [x29, #-48]
  84:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  88:	ldr	x8, [sp, #32]
  8c:	str	x0, [sp, #24]
  90:	mov	x0, x8
  94:	ldr	x1, [sp, #24]
  98:	add	x2, sp, #0x30
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  a0:	and	w9, w0, #0x1
  a4:	strb	w9, [sp, #47]
  a8:	ldrb	w9, [sp, #47]
  ac:	mov	w10, #0x0                   	// #0
  b0:	str	w10, [sp, #20]
  b4:	tbnz	w9, #0, c0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xc0>
  b8:	mov	w8, #0x1                   	// #1
  bc:	str	w8, [sp, #20]
  c0:	ldr	w8, [sp, #20]
  c4:	tbnz	w8, #0, cc <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xcc>
  c8:	b	d0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xd0>
  cc:	b	f0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xf0>
  d0:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  d4:	add	x0, x0, #0x0
  d8:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  dc:	add	x1, x1, #0x0
  e0:	mov	w2, #0x17a                 	// #378
  e4:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  e8:	add	x3, x3, #0x0
  ec:	bl	0 <__assert_fail>
  f0:	ldur	x0, [x29, #-48]
  f4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  f8:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  fc:	ldr	x8, [x0]
 100:	ldr	x0, [sp, #48]
 104:	str	x8, [sp, #8]
 108:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 10c:	ldr	x8, [sp, #8]
 110:	str	x8, [x0]
 114:	ldr	x0, [sp, #48]
 118:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 11c:	ldur	x8, [x29, #-48]
 120:	str	x0, [sp]
 124:	mov	x0, x8
 128:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 12c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 130:	ldr	x8, [x0]
 134:	ldr	x9, [sp]
 138:	str	x8, [x9]
 13c:	ldr	x0, [sp, #32]
 140:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 144:	ldur	x0, [x29, #-48]
 148:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 14c:	ldur	x0, [x29, #-48]
 150:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 154:	ldur	x8, [x29, #-48]
 158:	add	x8, x8, #0x10
 15c:	stur	x8, [x29, #-48]
 160:	b	48 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x48>
 164:	ldp	x29, x30, [sp, #112]
 168:	add	sp, sp, #0x80
 16c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm13SmallDenseMapImmLj1ENS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEEE8LargeRepEEONSt16remove_referenceIT_E4typeEOSB_:

0000000000000000 <_ZSt4moveIRN4llvm13SmallDenseMapImmLj1ENS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEEE8LargeRepEEONSt16remove_referenceIT_E4typeEOSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm15allocate_bufferEmm:

0000000000000000 <_ZN4llvm15allocate_bufferEmm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_Znwm>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	mov	w1, w8
  20:	str	w8, [sp, #28]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  2c:	ldr	x0, [sp, #16]
  30:	ldr	w1, [sp, #28]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  40:	ldr	x9, [sp, #16]
  44:	str	w0, [sp, #12]
  48:	mov	x0, x9
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  50:	subs	w8, w0, #0x1
  54:	ldr	w10, [sp, #12]
  58:	and	w8, w10, w8
  5c:	mov	w11, #0x0                   	// #0
  60:	str	w11, [sp, #8]
  64:	cbnz	w8, 70 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x70>
  68:	mov	w8, #0x1                   	// #1
  6c:	str	w8, [sp, #8]
  70:	ldr	w8, [sp, #8]
  74:	tbnz	w8, #0, 7c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x7c>
  78:	b	80 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x80>
  7c:	b	a0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0xa0>
  80:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  84:	add	x0, x0, #0x0
  88:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  8c:	add	x1, x1, #0x0
  90:	mov	w2, #0x15c                 	// #348
  94:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  98:	add	x3, x3, #0x0
  9c:	bl	0 <__assert_fail>
  a0:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  a4:	stur	x0, [x29, #-16]
  a8:	ldr	x0, [sp, #16]
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  b0:	stur	x0, [x29, #-24]
  b4:	ldr	x0, [sp, #16]
  b8:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  bc:	str	x0, [sp, #32]
  c0:	ldur	x8, [x29, #-24]
  c4:	ldr	x9, [sp, #32]
  c8:	cmp	x8, x9
  cc:	b.eq	f0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0xf0>  // b.none
  d0:	ldur	x0, [x29, #-24]
  d4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  d8:	ldur	x8, [x29, #-16]
  dc:	str	x8, [x0]
  e0:	ldur	x8, [x29, #-24]
  e4:	add	x8, x8, #0x10
  e8:	stur	x8, [x29, #-24]
  ec:	b	c0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0xc0>
  f0:	ldp	x29, x30, [sp, #64]
  f4:	add	sp, sp, #0x50
  f8:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13setNumEntriesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13setNumEntriesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16setNumTombstonesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x80000000            	// #-2147483648
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	w10, [x29, #-12]
  20:	mov	w11, #0x0                   	// #0
  24:	cmp	w10, w8
  28:	str	x9, [sp, #8]
  2c:	str	w11, [sp, #4]
  30:	b.cs	3c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj+0x3c>  // b.hs, b.nlast
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj+0x48>
  44:	b	4c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj+0x4c>
  48:	b	6c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0x441                 	// #1089
  60:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldur	w8, [x29, #-12]
  70:	ldr	x9, [sp, #8]
  74:	ldr	w10, [x9, #8]
  78:	and	w8, w8, #0x7fffffff
  7c:	and	w10, w10, #0x1
  80:	orr	w8, w10, w8, lsl #1
  84:	str	w8, [x9, #8]
  88:	ldp	x29, x30, [sp, #32]
  8c:	add	sp, sp, #0x30
  90:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #12]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #12]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8branchedEv:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8branchedEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #192]
  10:	cmp	w9, #0x0
  14:	cset	w9, hi  // hi = pmore
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	ldur	x1, [x29, #-16]
  1c:	mov	w9, wzr
  20:	mov	w10, #0x1                   	// #1
  24:	and	w9, w9, #0x1
  28:	strb	w9, [sp, #23]
  2c:	mov	x0, x8
  30:	str	x8, [sp, #8]
  34:	str	w10, [sp, #4]
  38:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm>
  3c:	ldr	x1, [sp, #24]
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm>
  48:	ldr	w9, [sp, #4]
  4c:	and	w10, w9, w9
  50:	strb	w10, [sp, #23]
  54:	ldrb	w10, [sp, #23]
  58:	tbnz	w10, #0, 64 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm+0x64>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm>
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	mov	x0, x8
  24:	str	x8, [sp, #48]
  28:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  2c:	tbnz	w0, #0, 34 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x34>
  30:	b	4c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x4c>
  34:	ldur	x1, [x29, #-16]
  38:	ldur	x2, [x29, #-24]
  3c:	ldur	x3, [x29, #-32]
  40:	ldr	x0, [sp, #48]
  44:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  48:	b	148 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x148>
  4c:	ldr	x8, [sp, #48]
  50:	ldr	x9, [x8]
  54:	stur	x9, [x29, #-40]
  58:	add	x9, x8, #0x8
  5c:	stur	x9, [x29, #-48]
  60:	ldur	x0, [x29, #-40]
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  68:	ldur	x8, [x29, #-48]
  6c:	str	x0, [sp, #40]
  70:	mov	x0, x8
  74:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  78:	ldur	x8, [x29, #-40]
  7c:	ldr	w2, [x8, #196]
  80:	ldur	x3, [x29, #-16]
  84:	ldur	x4, [x29, #-24]
  88:	ldur	x5, [x29, #-32]
  8c:	ldr	x1, [sp, #40]
  90:	str	x0, [sp, #32]
  94:	mov	x0, x1
  98:	ldr	x1, [sp, #32]
  9c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  a0:	stur	w0, [x29, #-52]
  a4:	ldur	w10, [x29, #-52]
  a8:	cmp	w10, #0x8
  ac:	b.hi	d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xd4>  // b.pmore
  b0:	ldur	x0, [x29, #-48]
  b4:	ldur	w8, [x29, #-52]
  b8:	ldur	x9, [x29, #-40]
  bc:	str	w8, [x9, #196]
  c0:	mov	w10, wzr
  c4:	mov	w1, w10
  c8:	mov	w2, w8
  cc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  d0:	b	148 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x148>
  d4:	ldur	x0, [x29, #-40]
  d8:	ldur	x8, [x29, #-48]
  dc:	str	x0, [sp, #24]
  e0:	mov	x0, x8
  e4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  e8:	ldr	w1, [x0]
  ec:	ldr	x0, [sp, #24]
  f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  f4:	stur	x0, [x29, #-60]
  f8:	ldur	x0, [x29, #-48]
  fc:	ldur	x8, [x29, #-40]
 100:	str	x0, [sp, #16]
 104:	mov	x0, x8
 108:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 10c:	ldur	x8, [x29, #-40]
 110:	ldr	w2, [x8, #196]
 114:	ldur	x8, [x29, #-60]
 118:	str	x8, [sp, #56]
 11c:	ldr	x3, [sp, #56]
 120:	ldr	x8, [sp, #16]
 124:	str	x0, [sp, #8]
 128:	mov	x0, x8
 12c:	ldr	x1, [sp, #8]
 130:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
 134:	ldur	x1, [x29, #-16]
 138:	ldur	x2, [x29, #-24]
 13c:	ldur	x3, [x29, #-32]
 140:	ldr	x0, [sp, #48]
 144:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 148:	ldp	x29, x30, [sp, #128]
 14c:	add	sp, sp, #0x90
 150:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorD2Ev:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 34 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #12]
  34:	ldr	w8, [sp, #12]
  38:	tbnz	w8, #0, 40 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv+0x40>
  3c:	b	44 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv+0x44>
  40:	b	64 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv+0x64>
  44:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x3e0                 	// #992
  58:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	ldr	x0, [sp, #16]
  68:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	w2, [x29, #-16]
  18:	str	x3, [sp, #24]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	w9, [x29, #-12]
  24:	ldur	w10, [x29, #-16]
  28:	mov	w11, #0x0                   	// #0
  2c:	cmp	w9, w10
  30:	str	x8, [sp, #16]
  34:	str	w11, [sp, #12]
  38:	b.hi	58 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x58>  // b.pmore
  3c:	ldur	w8, [x29, #-16]
  40:	mov	w9, #0x0                   	// #0
  44:	cmp	w8, #0x8
  48:	str	w9, [sp, #12]
  4c:	b.hi	58 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x58>  // b.pmore
  50:	mov	w8, #0x1                   	// #1
  54:	str	w8, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	tbnz	w8, #0, 64 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x64>
  60:	b	68 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x68>
  64:	b	88 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x88>
  68:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  6c:	add	x0, x0, #0x0
  70:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  74:	add	x1, x1, #0x0
  78:	mov	w2, #0x244                 	// #580
  7c:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  80:	add	x3, x3, #0x0
  84:	bl	0 <__assert_fail>
  88:	ldur	w8, [x29, #-12]
  8c:	cbz	w8, b8 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>
  90:	ldur	w8, [x29, #-12]
  94:	subs	w1, w8, #0x1
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  a0:	add	x1, sp, #0x18
  a4:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  a8:	mov	w8, #0x0                   	// #0
  ac:	str	w8, [sp, #8]
  b0:	tbnz	w0, #0, b8 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>
  b4:	b	c0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xc0>
  b8:	mov	w8, #0x1                   	// #1
  bc:	str	w8, [sp, #8]
  c0:	ldr	w8, [sp, #8]
  c4:	tbnz	w8, #0, cc <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xcc>
  c8:	b	d0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xd0>
  cc:	b	f0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xf0>
  d0:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  d4:	add	x0, x0, #0x0
  d8:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  dc:	add	x1, x1, #0x0
  e0:	mov	w2, #0x246                 	// #582
  e4:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  e8:	add	x3, x3, #0x0
  ec:	bl	0 <__assert_fail>
  f0:	ldur	w8, [x29, #-12]
  f4:	ldur	w9, [x29, #-16]
  f8:	mov	w10, #0x0                   	// #0
  fc:	cmp	w8, w9
 100:	str	w10, [sp, #4]
 104:	b.eq	120 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x120>  // b.none
 108:	ldur	w1, [x29, #-12]
 10c:	ldr	x0, [sp, #16]
 110:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
 114:	add	x1, sp, #0x18
 118:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
 11c:	str	w0, [sp, #4]
 120:	ldr	w8, [sp, #4]
 124:	tbnz	w8, #0, 12c <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x12c>
 128:	b	13c <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x13c>
 12c:	ldur	w8, [x29, #-12]
 130:	add	w8, w8, #0x1
 134:	stur	w8, [x29, #-12]
 138:	b	f0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xf0>
 13c:	ldur	w0, [x29, #-12]
 140:	ldp	x29, x30, [sp, #48]
 144:	add	sp, sp, #0x40
 148:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	adrp	x8, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  18:	add	x9, x9, #0x0
  1c:	stur	x0, [x29, #-16]
  20:	stur	x1, [x29, #-24]
  24:	stur	w2, [x29, #-28]
  28:	stur	x3, [x29, #-40]
  2c:	stur	x4, [x29, #-48]
  30:	stur	x5, [x29, #-56]
  34:	ldur	x10, [x29, #-16]
  38:	ldur	x11, [x29, #-24]
  3c:	ldr	w12, [x11]
  40:	stur	w12, [x29, #-60]
  44:	ldur	w12, [x29, #-60]
  48:	ldur	w13, [x29, #-28]
  4c:	mov	w14, #0x0                   	// #0
  50:	cmp	w12, w13
  54:	stur	x8, [x29, #-72]
  58:	stur	x9, [x29, #-80]
  5c:	stur	x10, [x29, #-88]
  60:	stur	w14, [x29, #-92]
  64:	b.hi	84 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x84>  // b.pmore
  68:	ldur	w8, [x29, #-28]
  6c:	mov	w9, #0x0                   	// #0
  70:	cmp	w8, #0x8
  74:	stur	w9, [x29, #-92]
  78:	b.hi	84 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x84>  // b.pmore
  7c:	mov	w8, #0x1                   	// #1
  80:	stur	w8, [x29, #-92]
  84:	ldur	w8, [x29, #-92]
  88:	tbnz	w8, #0, 90 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x90>
  8c:	b	94 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x94>
  90:	b	ac <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0xac>
  94:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  98:	add	x0, x0, #0x0
  9c:	ldur	x1, [x29, #-72]
  a0:	mov	w2, #0x275                 	// #629
  a4:	ldur	x3, [x29, #-80]
  a8:	bl	0 <__assert_fail>
  ac:	sub	x0, x29, #0x30
  b0:	sub	x1, x29, #0x28
  b4:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  b8:	mov	w8, #0x0                   	// #0
  bc:	stur	w8, [x29, #-96]
  c0:	tbnz	w0, #0, cc <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0xcc>
  c4:	mov	w8, #0x1                   	// #1
  c8:	stur	w8, [x29, #-96]
  cc:	ldur	w8, [x29, #-96]
  d0:	tbnz	w8, #0, d8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0xd8>
  d4:	b	dc <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0xdc>
  d8:	b	f4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0xf4>
  dc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  e0:	add	x0, x0, #0x0
  e4:	ldur	x1, [x29, #-72]
  e8:	mov	w2, #0x276                 	// #630
  ec:	ldur	x3, [x29, #-80]
  f0:	bl	0 <__assert_fail>
  f4:	ldur	w8, [x29, #-60]
  f8:	mov	w9, #0x1                   	// #1
  fc:	stur	w9, [x29, #-100]
 100:	cbz	w8, 120 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x120>
 104:	ldur	w8, [x29, #-60]
 108:	subs	w1, w8, #0x1
 10c:	ldur	x0, [x29, #-88]
 110:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 114:	sub	x1, x29, #0x28
 118:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 11c:	stur	w0, [x29, #-100]
 120:	ldur	w8, [x29, #-100]
 124:	tbnz	w8, #0, 12c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x12c>
 128:	b	130 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x130>
 12c:	b	148 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x148>
 130:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 134:	add	x0, x0, #0x0
 138:	ldur	x1, [x29, #-72]
 13c:	mov	w2, #0x279                 	// #633
 140:	ldur	x3, [x29, #-80]
 144:	bl	0 <__assert_fail>
 148:	ldur	w8, [x29, #-60]
 14c:	ldur	w9, [x29, #-28]
 150:	mov	w10, #0x1                   	// #1
 154:	cmp	w8, w9
 158:	str	w10, [sp, #104]
 15c:	b.eq	17c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x17c>  // b.none
 160:	ldur	w1, [x29, #-60]
 164:	ldur	x0, [x29, #-88]
 168:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 16c:	sub	x1, x29, #0x28
 170:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 174:	eor	w8, w0, #0x1
 178:	str	w8, [sp, #104]
 17c:	ldr	w8, [sp, #104]
 180:	tbnz	w8, #0, 188 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x188>
 184:	b	18c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x18c>
 188:	b	1a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1a4>
 18c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 190:	add	x0, x0, #0x0
 194:	ldur	x1, [x29, #-72]
 198:	mov	w2, #0x27a                 	// #634
 19c:	ldur	x3, [x29, #-80]
 1a0:	bl	0 <__assert_fail>
 1a4:	ldur	w8, [x29, #-60]
 1a8:	ldur	w9, [x29, #-28]
 1ac:	cmp	w8, w9
 1b0:	b.eq	1e4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1e4>  // b.none
 1b4:	ldur	w1, [x29, #-60]
 1b8:	ldur	x0, [x29, #-88]
 1bc:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1c0:	sub	x8, x29, #0x30
 1c4:	str	x0, [sp, #96]
 1c8:	mov	x0, x8
 1cc:	ldr	x1, [sp, #96]
 1d0:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1d4:	mov	w9, #0x0                   	// #0
 1d8:	str	w9, [sp, #92]
 1dc:	tbnz	w0, #0, 1e4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1e4>
 1e0:	b	1ec <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1ec>
 1e4:	mov	w8, #0x1                   	// #1
 1e8:	str	w8, [sp, #92]
 1ec:	ldr	w8, [sp, #92]
 1f0:	tbnz	w8, #0, 1f8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1f8>
 1f4:	b	1fc <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1fc>
 1f8:	b	214 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x214>
 1fc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 200:	add	x0, x0, #0x0
 204:	ldur	x1, [x29, #-72]
 208:	mov	w2, #0x27b                 	// #635
 20c:	ldur	x3, [x29, #-80]
 210:	bl	0 <__assert_fail>
 214:	ldur	w8, [x29, #-60]
 218:	cbz	w8, 338 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x338>
 21c:	ldur	w8, [x29, #-60]
 220:	subs	w1, w8, #0x1
 224:	ldur	x0, [x29, #-88]
 228:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 22c:	ldr	x9, [x0]
 230:	ldur	x10, [x29, #-56]
 234:	cmp	x9, x10
 238:	b.ne	338 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x338>  // b.any
 23c:	ldur	w8, [x29, #-60]
 240:	subs	w1, w8, #0x1
 244:	ldur	x0, [x29, #-88]
 248:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 24c:	sub	x1, x29, #0x28
 250:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 254:	tbnz	w0, #0, 25c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x25c>
 258:	b	338 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x338>
 25c:	ldur	w8, [x29, #-60]
 260:	subs	w8, w8, #0x1
 264:	ldur	x9, [x29, #-24]
 268:	str	w8, [x9]
 26c:	ldur	w8, [x29, #-60]
 270:	ldur	w10, [x29, #-28]
 274:	cmp	w8, w10
 278:	b.eq	30c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x30c>  // b.none
 27c:	ldur	w1, [x29, #-60]
 280:	ldur	x0, [x29, #-88]
 284:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 288:	ldr	x8, [x0]
 28c:	ldur	x9, [x29, #-56]
 290:	cmp	x8, x9
 294:	b.ne	30c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x30c>  // b.any
 298:	ldur	w1, [x29, #-60]
 29c:	ldur	x0, [x29, #-88]
 2a0:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2a4:	sub	x8, x29, #0x30
 2a8:	str	x0, [sp, #80]
 2ac:	mov	x0, x8
 2b0:	ldr	x1, [sp, #80]
 2b4:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2b8:	tbnz	w0, #0, 2c0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2c0>
 2bc:	b	30c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x30c>
 2c0:	ldur	w1, [x29, #-60]
 2c4:	ldur	x0, [x29, #-88]
 2c8:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2cc:	ldr	x8, [x0]
 2d0:	ldur	w9, [x29, #-60]
 2d4:	subs	w1, w9, #0x1
 2d8:	ldur	x0, [x29, #-88]
 2dc:	str	x8, [sp, #72]
 2e0:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2e4:	ldr	x8, [sp, #72]
 2e8:	str	x8, [x0]
 2ec:	ldur	w1, [x29, #-60]
 2f0:	ldur	w2, [x29, #-28]
 2f4:	ldur	x0, [x29, #-88]
 2f8:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2fc:	ldur	w9, [x29, #-28]
 300:	subs	w9, w9, #0x1
 304:	stur	w9, [x29, #-4]
 308:	b	4b8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4b8>
 30c:	ldur	x8, [x29, #-48]
 310:	ldur	w9, [x29, #-60]
 314:	subs	w1, w9, #0x1
 318:	ldur	x0, [x29, #-88]
 31c:	str	x8, [sp, #64]
 320:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 324:	ldr	x8, [sp, #64]
 328:	str	x8, [x0]
 32c:	ldur	w9, [x29, #-28]
 330:	stur	w9, [x29, #-4]
 334:	b	4b8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4b8>
 338:	ldur	w8, [x29, #-60]
 33c:	cmp	w8, #0x8
 340:	b.ne	350 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x350>  // b.any
 344:	mov	w8, #0x9                   	// #9
 348:	stur	w8, [x29, #-4]
 34c:	b	4b8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4b8>
 350:	ldur	w8, [x29, #-60]
 354:	ldur	w9, [x29, #-28]
 358:	cmp	w8, w9
 35c:	b.ne	3c4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x3c4>  // b.any
 360:	ldur	x8, [x29, #-40]
 364:	ldur	w1, [x29, #-60]
 368:	ldur	x0, [x29, #-88]
 36c:	str	x8, [sp, #56]
 370:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 374:	ldr	x8, [sp, #56]
 378:	str	x8, [x0]
 37c:	ldur	x9, [x29, #-48]
 380:	ldur	w1, [x29, #-60]
 384:	ldur	x0, [x29, #-88]
 388:	str	x9, [sp, #48]
 38c:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 390:	ldr	x8, [sp, #48]
 394:	str	x8, [x0]
 398:	ldur	x9, [x29, #-56]
 39c:	ldur	w1, [x29, #-60]
 3a0:	ldur	x0, [x29, #-88]
 3a4:	str	x9, [sp, #40]
 3a8:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 3ac:	ldr	x8, [sp, #40]
 3b0:	str	x8, [x0]
 3b4:	ldur	w10, [x29, #-28]
 3b8:	add	w10, w10, #0x1
 3bc:	stur	w10, [x29, #-4]
 3c0:	b	4b8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4b8>
 3c4:	ldur	w1, [x29, #-60]
 3c8:	ldur	x0, [x29, #-88]
 3cc:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 3d0:	ldr	x8, [x0]
 3d4:	ldur	x9, [x29, #-56]
 3d8:	cmp	x8, x9
 3dc:	b.ne	430 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x430>  // b.any
 3e0:	ldur	w1, [x29, #-60]
 3e4:	ldur	x0, [x29, #-88]
 3e8:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 3ec:	sub	x8, x29, #0x30
 3f0:	str	x0, [sp, #32]
 3f4:	mov	x0, x8
 3f8:	ldr	x1, [sp, #32]
 3fc:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 400:	tbnz	w0, #0, 408 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x408>
 404:	b	430 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x430>
 408:	ldur	x8, [x29, #-40]
 40c:	ldur	w1, [x29, #-60]
 410:	ldur	x0, [x29, #-88]
 414:	str	x8, [sp, #24]
 418:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 41c:	ldr	x8, [sp, #24]
 420:	str	x8, [x0]
 424:	ldur	w9, [x29, #-28]
 428:	stur	w9, [x29, #-4]
 42c:	b	4b8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4b8>
 430:	ldur	w8, [x29, #-28]
 434:	cmp	w8, #0x8
 438:	b.ne	448 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x448>  // b.any
 43c:	mov	w8, #0x9                   	// #9
 440:	stur	w8, [x29, #-4]
 444:	b	4b8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4b8>
 448:	ldur	w1, [x29, #-60]
 44c:	ldur	w2, [x29, #-28]
 450:	ldur	x0, [x29, #-88]
 454:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 458:	ldur	x8, [x29, #-40]
 45c:	ldur	w1, [x29, #-60]
 460:	ldur	x0, [x29, #-88]
 464:	str	x8, [sp, #16]
 468:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 46c:	ldr	x8, [sp, #16]
 470:	str	x8, [x0]
 474:	ldur	x9, [x29, #-48]
 478:	ldur	w1, [x29, #-60]
 47c:	ldur	x0, [x29, #-88]
 480:	str	x9, [sp, #8]
 484:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 488:	ldr	x8, [sp, #8]
 48c:	str	x8, [x0]
 490:	ldur	x9, [x29, #-56]
 494:	ldur	w1, [x29, #-60]
 498:	ldur	x0, [x29, #-88]
 49c:	str	x9, [sp]
 4a0:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 4a4:	ldr	x8, [sp]
 4a8:	str	x8, [x0]
 4ac:	ldur	w10, [x29, #-28]
 4b0:	add	w10, w10, #0x1
 4b4:	stur	w10, [x29, #-4]
 4b8:	ldur	w0, [x29, #-4]
 4bc:	ldp	x29, x30, [sp, #208]
 4c0:	add	sp, sp, #0xe0
 4c4:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorC2ERS3_:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorC2ERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorC2ERS3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  24:	tbnz	w0, #0, 2c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x2c>
  28:	b	3c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x3c>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  38:	b	78 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x78>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x0, [x8]
  44:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [x8]
  50:	ldr	w2, [x9, #196]
  54:	ldr	x3, [sp, #16]
  58:	mov	w10, wzr
  5c:	mov	w1, w10
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  64:	ldr	x8, [sp, #8]
  68:	str	w0, [sp, #4]
  6c:	mov	x0, x8
  70:	ldr	w1, [sp, #4]
  74:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorC2ERKS3_:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorC2ERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	str	x9, [x8]
  20:	add	x0, x8, #0x8
  24:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorC2ERKS3_>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4PathC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl4PathC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15IntervalMapImpl4PathC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x4                   	// #4
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv+0x3c>
  38:	b	40 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv+0x40>
  3c:	b	60 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x521                 	// #1313
  54:	adrp	x3, 0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x0, [x8]
  68:	bl	0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>
  6c:	and	w0, w0, #0x1
  70:	ldp	x29, x30, [sp, #32]
  74:	add	sp, sp, #0x30
  78:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldr	x0, [x9]
  20:	stur	w8, [x29, #-20]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  2c:	ldr	x9, [sp, #16]
  30:	ldr	x10, [x9]
  34:	ldr	w2, [x10, #196]
  38:	ldur	x3, [x29, #-16]
  3c:	ldur	w1, [x29, #-20]
  40:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  44:	ldr	x9, [sp, #16]
  48:	str	w0, [sp, #12]
  4c:	mov	x0, x9
  50:	ldr	w1, [sp, #12]
  54:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  58:	ldr	x0, [sp, #16]
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  60:	tbnz	w0, #0, 68 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x68>
  64:	b	74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x74>
  68:	ldur	x1, [x29, #-16]
  6c:	ldr	x0, [sp, #16]
  70:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	stur	x8, [x29, #-24]
  20:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  24:	tbnz	w0, #0, 2c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x2c>
  28:	b	6c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x6c>
  2c:	ldur	x8, [x29, #-24]
  30:	add	x0, x8, #0x8
  34:	ldr	x9, [x8]
  38:	str	x0, [sp, #32]
  3c:	mov	x0, x9
  40:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  44:	ldur	x8, [x29, #-24]
  48:	ldr	x9, [x8]
  4c:	ldr	w2, [x9, #196]
  50:	ldur	w3, [x29, #-12]
  54:	ldr	x9, [sp, #32]
  58:	str	x0, [sp, #24]
  5c:	mov	x0, x9
  60:	ldr	x1, [sp, #24]
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  68:	b	a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0xa8>
  6c:	ldur	x8, [x29, #-24]
  70:	add	x0, x8, #0x8
  74:	ldr	x9, [x8]
  78:	str	x0, [sp, #16]
  7c:	mov	x0, x9
  80:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  84:	ldur	x8, [x29, #-24]
  88:	ldr	x9, [x8]
  8c:	ldr	w2, [x9, #196]
  90:	ldur	w3, [x29, #-12]
  94:	ldr	x9, [sp, #16]
  98:	str	x0, [sp, #8]
  9c:	mov	x0, x9
  a0:	ldr	x1, [sp, #8]
  a4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  a8:	ldp	x29, x30, [sp, #64]
  ac:	add	sp, sp, #0x50
  b0:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10rootBranchEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10rootBranchEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10rootBranchEv>
  18:	add	x0, x0, #0x8
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	w2, [x29, #-16]
  18:	str	x3, [sp, #24]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	w9, [x29, #-12]
  24:	ldur	w10, [x29, #-16]
  28:	mov	w11, #0x0                   	// #0
  2c:	cmp	w9, w10
  30:	str	x8, [sp, #16]
  34:	str	w11, [sp, #12]
  38:	b.hi	58 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x58>  // b.pmore
  3c:	ldur	w8, [x29, #-16]
  40:	mov	w9, #0x0                   	// #0
  44:	cmp	w8, #0xb
  48:	str	w9, [sp, #12]
  4c:	b.hi	58 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x58>  // b.pmore
  50:	mov	w8, #0x1                   	// #1
  54:	str	w8, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	tbnz	w8, #0, 64 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x64>
  60:	b	68 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x68>
  64:	b	88 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x88>
  68:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  6c:	add	x0, x0, #0x0
  70:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  74:	add	x1, x1, #0x0
  78:	mov	w2, #0x2cb                 	// #715
  7c:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  80:	add	x3, x3, #0x0
  84:	bl	0 <__assert_fail>
  88:	ldur	w8, [x29, #-12]
  8c:	cbz	w8, b8 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>
  90:	ldur	w8, [x29, #-12]
  94:	subs	w1, w8, #0x1
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  a0:	add	x1, sp, #0x18
  a4:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  a8:	mov	w8, #0x0                   	// #0
  ac:	str	w8, [sp, #8]
  b0:	tbnz	w0, #0, b8 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>
  b4:	b	c0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xc0>
  b8:	mov	w8, #0x1                   	// #1
  bc:	str	w8, [sp, #8]
  c0:	ldr	w8, [sp, #8]
  c4:	tbnz	w8, #0, cc <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xcc>
  c8:	b	d0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xd0>
  cc:	b	f0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xf0>
  d0:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  d4:	add	x0, x0, #0x0
  d8:	adrp	x1, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  dc:	add	x1, x1, #0x0
  e0:	mov	w2, #0x2cd                 	// #717
  e4:	adrp	x3, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  e8:	add	x3, x3, #0x0
  ec:	bl	0 <__assert_fail>
  f0:	ldur	w8, [x29, #-12]
  f4:	ldur	w9, [x29, #-16]
  f8:	mov	w10, #0x0                   	// #0
  fc:	cmp	w8, w9
 100:	str	w10, [sp, #4]
 104:	b.eq	120 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x120>  // b.none
 108:	ldur	w1, [x29, #-12]
 10c:	ldr	x0, [sp, #16]
 110:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
 114:	add	x1, sp, #0x18
 118:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
 11c:	str	w0, [sp, #4]
 120:	ldr	w8, [sp, #4]
 124:	tbnz	w8, #0, 12c <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x12c>
 128:	b	13c <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x13c>
 12c:	ldur	w8, [x29, #-12]
 130:	add	w8, w8, #0x1
 134:	stur	w8, [x29, #-12]
 138:	b	f0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xf0>
 13c:	ldur	w0, [x29, #-12]
 140:	ldp	x29, x30, [sp, #48]
 144:	add	sp, sp, #0x40
 148:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator5validEv:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator5validEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator5validEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	add	x0, x8, #0x8
  1c:	add	x9, x8, #0x8
  20:	str	x0, [sp, #40]
  24:	mov	x0, x9
  28:	str	x8, [sp, #32]
  2c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  30:	ldr	x8, [sp, #40]
  34:	str	w0, [sp, #28]
  38:	mov	x0, x8
  3c:	ldr	w1, [sp, #28]
  40:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  44:	ldr	x8, [x0]
  48:	stur	x8, [x29, #-24]
  4c:	ldr	x8, [sp, #32]
  50:	ldr	x9, [x8]
  54:	ldr	w10, [x9, #192]
  58:	add	x0, x8, #0x8
  5c:	str	w10, [sp, #24]
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  64:	ldr	w10, [sp, #24]
  68:	subs	w11, w10, w0
  6c:	subs	w11, w11, #0x1
  70:	stur	w11, [x29, #-28]
  74:	ldur	w8, [x29, #-28]
  78:	cbz	w8, e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0xe0>
  7c:	sub	x8, x29, #0x18
  80:	mov	x0, x8
  84:	str	x8, [sp, #16]
  88:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  8c:	ldur	x2, [x29, #-16]
  90:	mov	w9, wzr
  94:	mov	w1, w9
  98:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  9c:	stur	w0, [x29, #-32]
  a0:	ldr	x8, [sp, #32]
  a4:	add	x0, x8, #0x8
  a8:	ldur	x10, [x29, #-24]
  ac:	stur	x10, [x29, #-40]
  b0:	ldur	w2, [x29, #-32]
  b4:	ldur	x1, [x29, #-40]
  b8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  bc:	ldur	w1, [x29, #-32]
  c0:	ldr	x0, [sp, #16]
  c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  c8:	ldr	x8, [x0]
  cc:	stur	x8, [x29, #-24]
  d0:	ldur	w8, [x29, #-28]
  d4:	subs	w8, w8, #0x1
  d8:	stur	w8, [x29, #-28]
  dc:	b	74 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x74>
  e0:	ldr	x8, [sp, #32]
  e4:	add	x0, x8, #0x8
  e8:	sub	x9, x29, #0x18
  ec:	ldur	x10, [x29, #-24]
  f0:	str	x10, [sp, #48]
  f4:	str	x0, [sp, #8]
  f8:	mov	x0, x9
  fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 100:	ldur	x2, [x29, #-16]
 104:	mov	w11, wzr
 108:	mov	w1, w11
 10c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 110:	ldr	x1, [sp, #48]
 114:	ldr	x8, [sp, #8]
 118:	str	w0, [sp, #4]
 11c:	mov	x0, x8
 120:	ldr	w2, [sp, #4]
 124:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
 128:	ldp	x29, x30, [sp, #96]
 12c:	add	sp, sp, #0x70
 130:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv+0x30>
  2c:	b	38 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv+0x44>
  40:	b	48 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv+0x48>
  44:	b	68 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv+0x68>
  48:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x3e9                 	// #1001
  5c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  70:	ldp	x29, x30, [sp, #32]
  74:	add	sp, sp, #0x30
  78:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS3_14RootBranchDataEEERT_v:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS3_14RootBranchDataEEERT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, sp
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	str	x9, [sp]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS3_14RootBranchDataEEERT_v>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm8bit_castIPNS_11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataEPcvvvvEET_RKT0_:

0000000000000000 <_ZN4llvm8bit_castIPNS_11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataEPcvvvvEET_RKT0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm23IntervalMapHalfOpenInfoImE8stopLessERKmS3_:

0000000000000000 <_ZN4llvm23IntervalMapHalfOpenInfoImE8stopLessERKmS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ls  // ls = plast
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	add	x8, x8, #0x58
  14:	ldr	w9, [sp, #4]
  18:	mov	w10, w9
  1c:	mov	x11, #0x8                   	// #8
  20:	mul	x10, x11, x10
  24:	add	x0, x8, x10
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path5validEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path5validEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path5validEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 58 <_ZNK4llvm15IntervalMapImpl4Path5validEv+0x58>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path5validEv>
  34:	ldr	w8, [x0, #12]
  38:	ldr	x0, [sp, #16]
  3c:	str	w8, [sp, #8]
  40:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path5validEv>
  44:	ldr	w8, [x0, #8]
  48:	ldr	w9, [sp, #8]
  4c:	cmp	w9, w8
  50:	cset	w8, cc  // cc = lo, ul, last
  54:	str	w8, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	eor	w9, w9, #0x1
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv+0x2c>
  28:	b	30 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv+0x30>
  2c:	b	50 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa2                  	// #162
  44:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  58:	ldp	x29, x30, [sp, #16]
  5c:	add	sp, sp, #0x20
  60:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path7subtreeEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path7subtreeEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	mov	w1, w9
  20:	mov	x0, x8
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7subtreeEj>
  2c:	ldur	w9, [x29, #-12]
  30:	mov	w1, w9
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7subtreeEj>
  44:	ldr	w1, [x0, #12]
  48:	ldr	x0, [sp]
  4c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7subtreeEj>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path6heightEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path6heightEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path6heightEv>
  18:	subs	x8, x0, #0x1
  1c:	mov	w0, w8
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  18:	add	x9, x9, #0x0
  1c:	stur	x0, [x29, #-8]
  20:	stur	w1, [x29, #-12]
  24:	stur	x2, [x29, #-24]
  28:	ldur	x10, [x29, #-8]
  2c:	ldur	w11, [x29, #-12]
  30:	mov	w12, #0x0                   	// #0
  34:	cmp	w11, #0xc
  38:	str	x8, [sp, #32]
  3c:	str	x9, [sp, #24]
  40:	str	x10, [sp, #16]
  44:	str	w12, [sp, #12]
  48:	b.cs	54 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x54>  // b.hs, b.nlast
  4c:	mov	w8, #0x1                   	// #1
  50:	str	w8, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x60>
  5c:	b	64 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x64>
  60:	b	7c <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x7c>
  64:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  68:	add	x0, x0, #0x0
  6c:	ldr	x1, [sp, #32]
  70:	mov	w2, #0x2d9                 	// #729
  74:	ldr	x3, [sp, #24]
  78:	bl	0 <__assert_fail>
  7c:	ldur	w8, [x29, #-12]
  80:	cbz	w8, ac <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xac>
  84:	ldur	w8, [x29, #-12]
  88:	subs	w1, w8, #0x1
  8c:	ldr	x0, [sp, #16]
  90:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  94:	sub	x1, x29, #0x18
  98:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  9c:	mov	w8, #0x0                   	// #0
  a0:	str	w8, [sp, #8]
  a4:	tbnz	w0, #0, ac <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xac>
  a8:	b	b4 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xb4>
  ac:	mov	w8, #0x1                   	// #1
  b0:	str	w8, [sp, #8]
  b4:	ldr	w8, [sp, #8]
  b8:	tbnz	w8, #0, c0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xc0>
  bc:	b	c4 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xc4>
  c0:	b	dc <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xdc>
  c4:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  c8:	add	x0, x0, #0x0
  cc:	ldr	x1, [sp, #32]
  d0:	mov	w2, #0x2db                 	// #731
  d4:	ldr	x3, [sp, #24]
  d8:	bl	0 <__assert_fail>
  dc:	ldur	w1, [x29, #-12]
  e0:	ldr	x0, [sp, #16]
  e4:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  e8:	sub	x1, x29, #0x18
  ec:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  f0:	tbnz	w0, #0, f8 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xf8>
  f4:	b	108 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x108>
  f8:	ldur	w8, [x29, #-12]
  fc:	add	w8, w8, #0x1
 100:	stur	w8, [x29, #-12]
 104:	b	dc <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xdc>
 108:	ldur	w8, [x29, #-12]
 10c:	mov	w9, #0x0                   	// #0
 110:	cmp	w8, #0xc
 114:	str	w9, [sp, #4]
 118:	b.cs	124 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x124>  // b.hs, b.nlast
 11c:	mov	w8, #0x1                   	// #1
 120:	str	w8, [sp, #4]
 124:	ldr	w8, [sp, #4]
 128:	tbnz	w8, #0, 130 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x130>
 12c:	b	134 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x134>
 130:	b	14c <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x14c>
 134:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
 138:	add	x0, x0, #0x0
 13c:	ldr	x1, [sp, #32]
 140:	mov	w2, #0x2dd                 	// #733
 144:	ldr	x3, [sp, #24]
 148:	bl	0 <__assert_fail>
 14c:	ldur	w0, [x29, #-12]
 150:	ldp	x29, x30, [sp, #64]
 154:	add	sp, sp, #0x50
 158:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path4pushENS0_7NodeRefEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path4pushENS0_7NodeRefEj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x18
  10:	stur	x1, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	stur	w2, [x29, #-20]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	ldur	w2, [x29, #-20]
  2c:	ldr	x1, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	str	x8, [sp]
  3c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path4pushENS0_7NodeRefEj>
  40:	ldr	x0, [sp, #8]
  44:	ldr	x1, [sp]
  48:	bl	0 <_ZN4llvm15IntervalMapImpl4Path4pushENS0_7NodeRefEj>
  4c:	ldp	x29, x30, [sp, #64]
  50:	add	sp, sp, #0x50
  54:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRef7subtreeEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRef7subtreeEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRef7subtreeEj>
  1c:	ldr	w8, [sp, #4]
  20:	mov	w9, w8
  24:	mov	x10, #0x8                   	// #8
  28:	mul	x9, x10, x9
  2c:	add	x0, x0, x9
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  18:	add	x9, x9, #0x0
  1c:	stur	x0, [x29, #-8]
  20:	stur	w1, [x29, #-12]
  24:	stur	x2, [x29, #-24]
  28:	ldur	x10, [x29, #-8]
  2c:	ldur	w11, [x29, #-12]
  30:	mov	w12, #0x0                   	// #0
  34:	cmp	w11, #0x8
  38:	str	x8, [sp, #32]
  3c:	str	x9, [sp, #24]
  40:	str	x10, [sp, #16]
  44:	str	w12, [sp, #12]
  48:	b.cs	54 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x54>  // b.hs, b.nlast
  4c:	mov	w8, #0x1                   	// #1
  50:	str	w8, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x60>
  5c:	b	64 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x64>
  60:	b	7c <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x7c>
  64:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  68:	add	x0, x0, #0x0
  6c:	ldr	x1, [sp, #32]
  70:	mov	w2, #0x253                 	// #595
  74:	ldr	x3, [sp, #24]
  78:	bl	0 <__assert_fail>
  7c:	ldur	w8, [x29, #-12]
  80:	cbz	w8, ac <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xac>
  84:	ldur	w8, [x29, #-12]
  88:	subs	w1, w8, #0x1
  8c:	ldr	x0, [sp, #16]
  90:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  94:	sub	x1, x29, #0x18
  98:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  9c:	mov	w8, #0x0                   	// #0
  a0:	str	w8, [sp, #8]
  a4:	tbnz	w0, #0, ac <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xac>
  a8:	b	b4 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xb4>
  ac:	mov	w8, #0x1                   	// #1
  b0:	str	w8, [sp, #8]
  b4:	ldr	w8, [sp, #8]
  b8:	tbnz	w8, #0, c0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xc0>
  bc:	b	c4 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xc4>
  c0:	b	dc <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xdc>
  c4:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  c8:	add	x0, x0, #0x0
  cc:	ldr	x1, [sp, #32]
  d0:	mov	w2, #0x255                 	// #597
  d4:	ldr	x3, [sp, #24]
  d8:	bl	0 <__assert_fail>
  dc:	ldur	w1, [x29, #-12]
  e0:	ldr	x0, [sp, #16]
  e4:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  e8:	sub	x1, x29, #0x18
  ec:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  f0:	tbnz	w0, #0, f8 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xf8>
  f4:	b	108 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x108>
  f8:	ldur	w8, [x29, #-12]
  fc:	add	w8, w8, #0x1
 100:	stur	w8, [x29, #-12]
 104:	b	dc <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xdc>
 108:	ldur	w8, [x29, #-12]
 10c:	mov	w9, #0x0                   	// #0
 110:	cmp	w8, #0x8
 114:	str	w9, [sp, #4]
 118:	b.cs	124 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x124>  // b.hs, b.nlast
 11c:	mov	w8, #0x1                   	// #1
 120:	str	w8, [sp, #4]
 124:	ldr	w8, [sp, #4]
 128:	tbnz	w8, #0, 130 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x130>
 12c:	b	134 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x134>
 130:	b	14c <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x14c>
 134:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
 138:	add	x0, x0, #0x0
 13c:	ldr	x1, [sp, #32]
 140:	mov	w2, #0x257                 	// #599
 144:	ldr	x3, [sp, #24]
 148:	bl	0 <__assert_fail>
 14c:	ldur	w0, [x29, #-12]
 150:	ldp	x29, x30, [sp, #64]
 154:	add	sp, sp, #0x50
 158:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x99                  	// #153
  50:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x10                  	// #16
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path5Entry7subtreeEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path5Entry7subtreeEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	w9, [sp, #4]
  18:	mov	w10, w9
  1c:	mov	x11, #0x8                   	// #8
  20:	mul	x10, x11, x10
  24:	add	x0, x8, x10
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE10getPointerEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE10getPointerEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE10getPointerEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE10getPointerEl>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	and	x8, x8, #0xffffffffffffffc0
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE10getPointerEl>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRef25CacheAlignedPointerTraits18getFromVoidPointerEPv:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRef25CacheAlignedPointerTraits18getFromVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	add	x8, x8, #0x60
  14:	ldr	w9, [sp, #4]
  18:	mov	w10, w9
  1c:	mov	x11, #0x8                   	// #8
  20:	mul	x10, x11, x10
  24:	add	x0, x8, x10
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	q0, [x8]
  60:	str	q0, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path5EntryC2ENS0_7NodeRefEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path5EntryC2ENS0_7NodeRefEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	sub	x9, x29, #0x8
  14:	stur	x1, [x29, #-8]
  18:	stur	x0, [x29, #-16]
  1c:	stur	w2, [x29, #-20]
  20:	ldur	x10, [x29, #-16]
  24:	mov	x0, x9
  28:	mov	w1, w8
  2c:	str	x9, [sp, #16]
  30:	str	x10, [sp, #8]
  34:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5EntryC2ENS0_7NodeRefEj>
  38:	ldr	x9, [sp, #8]
  3c:	str	x0, [x9]
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5EntryC2ENS0_7NodeRefEj>
  48:	ldr	x9, [sp, #8]
  4c:	str	w0, [x9, #8]
  50:	ldur	w8, [x29, #-20]
  54:	str	w8, [x9, #12]
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRef4sizeEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRef4sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRef4sizeEv>
  18:	add	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6getIntEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6getIntEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6getIntEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE6getIntEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE6getIntEl>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	asr	x8, x8, #0
  10:	and	x0, x8, #0x3f
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	mov	w10, w9
  18:	mov	x11, #0x10                  	// #16
  1c:	mul	x10, x11, x10
  20:	add	x8, x8, x10
  24:	add	x0, x8, #0x8
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path7setRootEPvjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path7setRootEPvjj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	w2, [x29, #-20]
  1c:	stur	w3, [x29, #-24]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	str	x8, [sp, #16]
  2c:	str	x9, [sp, #8]
  30:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setRootEPvjj>
  34:	ldur	x1, [x29, #-16]
  38:	ldur	w2, [x29, #-20]
  3c:	ldur	w3, [x29, #-24]
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setRootEPvjj>
  48:	ldr	x0, [sp, #8]
  4c:	ldr	x1, [sp, #16]
  50:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setRootEPvjj>
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv>
  44:	ldr	x8, [sp, #16]
  48:	str	wzr, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path5EntryC2EPvjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path5EntryC2EPvjj>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	w2, [sp, #12]
  10:	str	w3, [sp, #8]
  14:	ldr	x8, [sp, #24]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	w10, [sp, #12]
  24:	str	w10, [x8, #8]
  28:	ldr	w10, [sp, #8]
  2c:	str	w10, [x8, #12]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>:
   0:	sub	sp, sp, #0x120
   4:	stp	x29, x30, [sp, #256]
   8:	str	x28, [sp, #272]
   c:	add	x29, sp, #0x100
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x3, [x29, #-32]
  20:	ldur	x8, [x29, #-8]
  24:	add	x9, x8, #0x8
  28:	stur	x9, [x29, #-40]
  2c:	ldur	x0, [x29, #-40]
  30:	stur	x8, [x29, #-88]
  34:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  38:	tbnz	w0, #0, 50 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x50>
  3c:	ldur	x0, [x29, #-40]
  40:	ldur	x8, [x29, #-88]
  44:	ldr	x9, [x8]
  48:	ldr	w1, [x9, #192]
  4c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  50:	ldur	x0, [x29, #-40]
  54:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  58:	ldr	w8, [x0]
  5c:	cbnz	w8, 260 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x260>
  60:	ldur	x0, [x29, #-40]
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  68:	mov	w8, wzr
  6c:	mov	w1, w8
  70:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  74:	sub	x9, x29, #0x10
  78:	stur	x0, [x29, #-96]
  7c:	mov	x0, x9
  80:	ldur	x1, [x29, #-96]
  84:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  88:	tbnz	w0, #0, 90 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x90>
  8c:	b	260 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x260>
  90:	ldur	x0, [x29, #-40]
  94:	ldur	x8, [x29, #-40]
  98:	stur	x0, [x29, #-104]
  9c:	mov	x0, x8
  a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  a4:	ldur	x8, [x29, #-104]
  a8:	stur	w0, [x29, #-108]
  ac:	mov	x0, x8
  b0:	ldur	w1, [x29, #-108]
  b4:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  b8:	sub	x8, x29, #0x30
  bc:	stur	x0, [x29, #-48]
  c0:	mov	x0, x8
  c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  c8:	tbnz	w0, #0, d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0xd0>
  cc:	b	244 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x244>
  d0:	sub	x8, x29, #0x30
  d4:	mov	x0, x8
  d8:	stur	x8, [x29, #-120]
  dc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  e0:	stur	x0, [x29, #-56]
  e4:	ldur	x0, [x29, #-120]
  e8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  ec:	subs	w9, w0, #0x1
  f0:	stur	w9, [x29, #-60]
  f4:	ldur	x0, [x29, #-56]
  f8:	ldur	w1, [x29, #-60]
  fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 100:	ldr	x8, [x0]
 104:	ldur	x10, [x29, #-32]
 108:	cmp	x8, x10
 10c:	b.ne	240 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x240>  // b.any
 110:	ldur	x0, [x29, #-56]
 114:	ldur	w1, [x29, #-60]
 118:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 11c:	sub	x1, x29, #0x10
 120:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 124:	tbnz	w0, #0, 12c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x12c>
 128:	b	240 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x240>
 12c:	ldur	x0, [x29, #-40]
 130:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 134:	stur	x0, [x29, #-72]
 138:	ldur	x0, [x29, #-40]
 13c:	ldur	x8, [x29, #-40]
 140:	str	x0, [sp, #128]
 144:	mov	x0, x8
 148:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 14c:	ldr	x8, [sp, #128]
 150:	str	w0, [sp, #124]
 154:	mov	x0, x8
 158:	ldr	w1, [sp, #124]
 15c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 160:	ldur	x0, [x29, #-72]
 164:	mov	w9, wzr
 168:	mov	w1, w9
 16c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 170:	sub	x8, x29, #0x18
 174:	str	x0, [sp, #112]
 178:	mov	x0, x8
 17c:	ldr	x1, [sp, #112]
 180:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 184:	tbnz	w0, #0, 18c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x18c>
 188:	b	21c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x21c>
 18c:	ldur	x8, [x29, #-32]
 190:	ldur	x0, [x29, #-72]
 194:	mov	w9, wzr
 198:	mov	w1, w9
 19c:	str	x8, [sp, #104]
 1a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1a4:	ldr	x8, [x0]
 1a8:	ldr	x10, [sp, #104]
 1ac:	cmp	x10, x8
 1b0:	b.ne	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1dc>  // b.any
 1b4:	ldur	x0, [x29, #-72]
 1b8:	mov	w8, wzr
 1bc:	mov	w1, w8
 1c0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1c4:	sub	x9, x29, #0x18
 1c8:	str	x0, [sp, #96]
 1cc:	mov	x0, x9
 1d0:	ldr	x1, [sp, #96]
 1d4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1d8:	tbnz	w0, #0, 21c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x21c>
 1dc:	ldur	x0, [x29, #-40]
 1e0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1e4:	ldur	x8, [x29, #-24]
 1e8:	ldur	x9, [x29, #-56]
 1ec:	ldur	w1, [x29, #-60]
 1f0:	str	w0, [sp, #92]
 1f4:	mov	x0, x9
 1f8:	str	x8, [sp, #80]
 1fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 200:	ldr	x8, [sp, #80]
 204:	str	x8, [x0]
 208:	ldur	x0, [x29, #-88]
 20c:	ldr	w1, [sp, #92]
 210:	mov	x2, x8
 214:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 218:	b	418 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x418>
 21c:	ldur	x0, [x29, #-56]
 220:	ldur	w1, [x29, #-60]
 224:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 228:	ldr	x8, [x0]
 22c:	stur	x8, [x29, #-16]
 230:	ldur	x0, [x29, #-88]
 234:	mov	w9, wzr
 238:	and	w1, w9, #0x1
 23c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 240:	b	260 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x260>
 244:	ldur	x8, [x29, #-16]
 248:	ldur	x9, [x29, #-88]
 24c:	ldr	x0, [x9]
 250:	str	x8, [sp, #72]
 254:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 258:	ldr	x8, [sp, #72]
 25c:	str	x8, [x0]
 260:	ldur	x0, [x29, #-40]
 264:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 268:	stur	w0, [x29, #-76]
 26c:	ldur	x0, [x29, #-40]
 270:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 274:	ldr	w8, [x0]
 278:	ldur	w9, [x29, #-76]
 27c:	cmp	w8, w9
 280:	cset	w8, eq  // eq = none
 284:	and	w8, w8, #0x1
 288:	sturb	w8, [x29, #-77]
 28c:	ldur	x0, [x29, #-40]
 290:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 294:	ldur	x10, [x29, #-40]
 298:	str	x0, [sp, #64]
 29c:	mov	x0, x10
 2a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2a4:	ldur	w2, [x29, #-76]
 2a8:	ldur	x3, [x29, #-16]
 2ac:	ldur	x4, [x29, #-24]
 2b0:	ldur	x5, [x29, #-32]
 2b4:	ldr	x1, [sp, #64]
 2b8:	str	x0, [sp, #56]
 2bc:	mov	x0, x1
 2c0:	ldr	x1, [sp, #56]
 2c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2c8:	stur	w0, [x29, #-76]
 2cc:	ldur	w8, [x29, #-76]
 2d0:	cmp	w8, #0x8
 2d4:	b.ls	3c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x3c0>  // b.plast
 2d8:	ldur	x0, [x29, #-40]
 2dc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2e0:	ldur	x8, [x29, #-88]
 2e4:	str	w0, [sp, #52]
 2e8:	mov	x0, x8
 2ec:	ldr	w1, [sp, #52]
 2f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2f4:	ldur	x8, [x29, #-40]
 2f8:	mov	x0, x8
 2fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 300:	ldr	w9, [x0]
 304:	ldur	x0, [x29, #-40]
 308:	str	w9, [sp, #48]
 30c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 310:	ldr	w9, [sp, #48]
 314:	cmp	w9, w0
 318:	cset	w10, eq  // eq = none
 31c:	and	w10, w10, #0x1
 320:	sturb	w10, [x29, #-77]
 324:	ldur	x0, [x29, #-40]
 328:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 32c:	ldur	x8, [x29, #-40]
 330:	str	x0, [sp, #40]
 334:	mov	x0, x8
 338:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 33c:	ldur	x8, [x29, #-40]
 340:	str	x0, [sp, #32]
 344:	mov	x0, x8
 348:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 34c:	ldur	x3, [x29, #-16]
 350:	ldur	x4, [x29, #-24]
 354:	ldur	x5, [x29, #-32]
 358:	ldr	x2, [sp, #40]
 35c:	str	w0, [sp, #28]
 360:	mov	x0, x2
 364:	ldr	x1, [sp, #32]
 368:	ldr	w2, [sp, #28]
 36c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 370:	stur	w0, [x29, #-76]
 374:	ldur	w9, [x29, #-76]
 378:	mov	w10, #0x0                   	// #0
 37c:	cmp	w9, #0x8
 380:	str	w10, [sp, #24]
 384:	b.hi	390 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x390>  // b.pmore
 388:	mov	w8, #0x1                   	// #1
 38c:	str	w8, [sp, #24]
 390:	ldr	w8, [sp, #24]
 394:	tbnz	w8, #0, 39c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x39c>
 398:	b	3a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x3a0>
 39c:	b	3c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x3c0>
 3a0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3a4:	add	x0, x0, #0x0
 3a8:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3ac:	add	x1, x1, #0x0
 3b0:	mov	w2, #0x740                 	// #1856
 3b4:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3b8:	add	x3, x3, #0x0
 3bc:	bl	0 <__assert_fail>
 3c0:	ldur	x0, [x29, #-40]
 3c4:	ldur	x8, [x29, #-40]
 3c8:	str	x0, [sp, #16]
 3cc:	mov	x0, x8
 3d0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3d4:	ldur	w2, [x29, #-76]
 3d8:	ldr	x8, [sp, #16]
 3dc:	str	w0, [sp, #12]
 3e0:	mov	x0, x8
 3e4:	ldr	w1, [sp, #12]
 3e8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3ec:	ldurb	w9, [x29, #-77]
 3f0:	tbnz	w9, #0, 3f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x3f8>
 3f4:	b	418 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x418>
 3f8:	ldur	x0, [x29, #-40]
 3fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 400:	ldur	x2, [x29, #-24]
 404:	ldur	x8, [x29, #-88]
 408:	str	w0, [sp, #8]
 40c:	mov	x0, x8
 410:	ldr	w1, [sp, #8]
 414:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 418:	ldr	x28, [sp, #272]
 41c:	ldp	x29, x30, [sp, #256]
 420:	add	sp, sp, #0x120
 424:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path10leafOffsetEv:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path10leafOffsetEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15IntervalMapImpl4Path10leafOffsetEv>
  18:	add	x0, x0, #0xc
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path7setSizeEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	str	w2, [sp, #16]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	w9, [sp, #16]
  20:	ldur	w10, [x29, #-12]
  24:	mov	w1, w10
  28:	mov	x0, x8
  2c:	str	x8, [sp, #8]
  30:	str	w9, [sp, #4]
  34:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  38:	ldr	w9, [sp, #4]
  3c:	str	w9, [x0, #8]
  40:	ldur	w10, [x29, #-12]
  44:	cbz	w10, 60 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj+0x60>
  48:	ldur	w8, [x29, #-12]
  4c:	subs	w1, w8, #0x1
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  58:	ldr	w1, [sp, #16]
  5c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>:
   0:	sub	sp, sp, #0x100
   4:	stp	x29, x30, [sp, #240]
   8:	add	x29, sp, #0xf0
   c:	mov	w8, #0x2                   	// #2
  10:	mov	w2, #0x8                   	// #8
  14:	mov	x9, xzr
  18:	mov	w10, #0x1                   	// #1
  1c:	sub	x11, x29, #0x8
  20:	sub	x12, x29, #0x14
  24:	sub	x4, x29, #0x20
  28:	sub	x13, x29, #0x24
  2c:	sub	x14, x29, #0x2c
  30:	sub	x15, x29, #0x40
  34:	stur	x0, [x29, #-16]
  38:	stur	w1, [x29, #-20]
  3c:	ldur	x16, [x29, #-16]
  40:	stur	w8, [x29, #-24]
  44:	stur	wzr, [x29, #-36]
  48:	mov	x0, x11
  4c:	mov	x1, x13
  50:	stur	w2, [x29, #-96]
  54:	mov	x2, x12
  58:	stur	w8, [x29, #-100]
  5c:	stur	x9, [x29, #-112]
  60:	stur	w10, [x29, #-116]
  64:	str	x11, [sp, #112]
  68:	str	x4, [sp, #104]
  6c:	str	x14, [sp, #96]
  70:	str	x15, [sp, #88]
  74:	str	x16, [sp, #80]
  78:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  7c:	ldr	x9, [sp, #80]
  80:	ldr	w1, [x9, #196]
  84:	ldur	w5, [x29, #-20]
  88:	ldur	w0, [x29, #-100]
  8c:	ldur	w2, [x29, #-96]
  90:	ldur	x3, [x29, #-112]
  94:	ldr	x4, [sp, #104]
  98:	ldur	w8, [x29, #-116]
  9c:	and	w6, w8, #0x1
  a0:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
  a4:	stur	x0, [x29, #-44]
  a8:	ldr	x0, [sp, #112]
  ac:	ldr	x1, [sp, #96]
  b0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  b4:	stur	wzr, [x29, #-48]
  b8:	ldr	x9, [sp, #88]
  bc:	add	x11, x9, #0x10
  c0:	str	x11, [sp, #72]
  c4:	str	x9, [sp, #64]
  c8:	ldr	x8, [sp, #64]
  cc:	mov	x0, x8
  d0:	str	x8, [sp, #56]
  d4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  d8:	ldr	x8, [sp, #56]
  dc:	add	x9, x8, #0x8
  e0:	ldr	x10, [sp, #72]
  e4:	cmp	x9, x10
  e8:	str	x9, [sp, #64]
  ec:	b.ne	c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0xc8>  // b.any
  f0:	stur	wzr, [x29, #-68]
  f4:	ldur	w8, [x29, #-68]
  f8:	cmp	w8, #0x2
  fc:	b.eq	1b0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1b0>  // b.none
 100:	ldr	x0, [sp, #80]
 104:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 108:	stur	x0, [x29, #-80]
 10c:	ldur	x0, [x29, #-80]
 110:	ldr	x8, [sp, #80]
 114:	str	x0, [sp, #48]
 118:	mov	x0, x8
 11c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 120:	ldur	w2, [x29, #-48]
 124:	ldur	w9, [x29, #-68]
 128:	mov	w8, w9
 12c:	sub	x10, x29, #0x20
 130:	ldr	w4, [x10, x8, lsl #2]
 134:	ldr	x8, [sp, #48]
 138:	str	x0, [sp, #40]
 13c:	mov	x0, x8
 140:	ldr	x1, [sp, #40]
 144:	mov	w9, wzr
 148:	mov	w3, w9
 14c:	str	x10, [sp, #32]
 150:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 154:	ldur	x1, [x29, #-80]
 158:	ldur	w9, [x29, #-68]
 15c:	mov	w8, w9
 160:	ldr	x10, [sp, #32]
 164:	ldr	w2, [x10, x8, lsl #2]
 168:	sub	x0, x29, #0x58
 16c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 170:	ldur	w9, [x29, #-68]
 174:	mov	w8, w9
 178:	sub	x10, x29, #0x40
 17c:	ldur	x11, [x29, #-88]
 180:	str	x11, [x10, x8, lsl #3]
 184:	ldur	w9, [x29, #-68]
 188:	mov	w8, w9
 18c:	ldr	x10, [sp, #32]
 190:	ldr	w9, [x10, x8, lsl #2]
 194:	ldur	w12, [x29, #-48]
 198:	add	w9, w12, w9
 19c:	stur	w9, [x29, #-48]
 1a0:	ldur	w8, [x29, #-68]
 1a4:	add	w8, w8, #0x1
 1a8:	stur	w8, [x29, #-68]
 1ac:	b	f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0xf4>
 1b0:	ldr	x0, [sp, #80]
 1b4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 1b8:	stur	wzr, [x29, #-92]
 1bc:	ldur	w8, [x29, #-92]
 1c0:	cmp	w8, #0x2
 1c4:	b.eq	25c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x25c>  // b.none
 1c8:	ldur	w8, [x29, #-92]
 1cc:	mov	w9, w8
 1d0:	mov	x10, #0x8                   	// #8
 1d4:	mul	x9, x10, x9
 1d8:	sub	x10, x29, #0x40
 1dc:	add	x0, x10, x9
 1e0:	str	x10, [sp, #24]
 1e4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 1e8:	ldur	w8, [x29, #-92]
 1ec:	mov	w9, w8
 1f0:	sub	x10, x29, #0x20
 1f4:	ldr	w8, [x10, x9, lsl #2]
 1f8:	subs	w1, w8, #0x1
 1fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 200:	ldr	x9, [x0]
 204:	ldr	x0, [sp, #80]
 208:	str	x9, [sp, #16]
 20c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 210:	ldur	w1, [x29, #-92]
 214:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 218:	ldr	x9, [sp, #16]
 21c:	str	x9, [x0]
 220:	ldur	w8, [x29, #-92]
 224:	mov	w10, w8
 228:	ldr	x0, [sp, #80]
 22c:	str	x10, [sp, #8]
 230:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 234:	ldur	w1, [x29, #-92]
 238:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 23c:	ldr	x9, [sp, #24]
 240:	ldr	x10, [sp, #8]
 244:	ldr	x11, [x9, x10, lsl #3]
 248:	str	x11, [x0]
 24c:	ldur	w8, [x29, #-92]
 250:	add	w8, w8, #0x1
 254:	stur	w8, [x29, #-92]
 258:	b	1bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1bc>
 25c:	sub	x0, x29, #0x40
 260:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 264:	mov	w8, wzr
 268:	mov	w1, w8
 26c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 270:	ldr	x9, [x0]
 274:	ldr	x0, [sp, #80]
 278:	str	x9, [sp]
 27c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 280:	ldr	x9, [sp]
 284:	str	x9, [x0]
 288:	mov	w8, #0x2                   	// #2
 28c:	ldr	x10, [sp, #80]
 290:	str	w8, [x10, #196]
 294:	ldur	x0, [x29, #-8]
 298:	ldp	x29, x30, [sp, #240]
 29c:	add	sp, sp, #0x100
 2a0:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>
  24:	tbnz	w0, #0, 2c <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj+0x2c>
  28:	b	30 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj+0x30>
  2c:	b	58 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj+0x58>
  30:	ldur	w1, [x29, #-12]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
  3c:	ldur	w8, [x29, #-12]
  40:	mov	w1, w8
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>
  4c:	ldr	w8, [x0, #12]
  50:	add	w8, w8, #0x1
  54:	str	w8, [x0, #12]
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm23IntervalMapHalfOpenInfoImE9startLessERKmS3_:

0000000000000000 <_ZN4llvm23IntervalMapHalfOpenInfoImE9startLessERKmS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, cc  // cc = lo, ul, last
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4leafINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4leafINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4leafINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5startEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5startEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	mov	w10, w9
  18:	mov	x11, #0x10                  	// #16
  1c:	mul	x10, x11, x10
  20:	add	x0, x8, x10
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRefcvbEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRefcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRefcvbEv>
  18:	cmp	x0, #0x0
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5valueEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5valueEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	add	x8, x8, #0x80
  14:	ldr	w9, [sp, #4]
  18:	mov	w10, w9
  1c:	mov	x11, #0x8                   	// #8
  20:	mul	x10, x11, x10
  24:	add	x0, x8, x10
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm23IntervalMapHalfOpenInfoImE8adjacentERKmS3_:

0000000000000000 <_ZN4llvm23IntervalMapHalfOpenInfoImE8adjacentERKmS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	mov	w10, w9
  18:	mov	x11, #0x10                  	// #16
  1c:	mul	x10, x11, x10
  20:	add	x8, x8, x10
  24:	add	x0, x8, #0x8
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	w9, [x29, #-12]
  20:	str	x8, [sp, #40]
  24:	cbnz	w9, 2c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x2c>
  28:	b	d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0xd8>
  2c:	ldr	x8, [sp, #40]
  30:	add	x9, x8, #0x8
  34:	stur	x9, [x29, #-32]
  38:	ldur	w8, [x29, #-12]
  3c:	subs	w8, w8, #0x1
  40:	stur	w8, [x29, #-12]
  44:	cbz	w8, 9c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x9c>
  48:	ldur	x8, [x29, #-24]
  4c:	ldur	x0, [x29, #-32]
  50:	ldur	w1, [x29, #-12]
  54:	str	x8, [sp, #32]
  58:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  5c:	ldur	x8, [x29, #-32]
  60:	ldur	w1, [x29, #-12]
  64:	str	x0, [sp, #24]
  68:	mov	x0, x8
  6c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  70:	ldr	w1, [x0]
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  7c:	ldr	x8, [sp, #32]
  80:	str	x8, [x0]
  84:	ldur	x0, [x29, #-32]
  88:	ldur	w1, [x29, #-12]
  8c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  90:	tbnz	w0, #0, 98 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x98>
  94:	b	d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0xd8>
  98:	b	38 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x38>
  9c:	ldur	x8, [x29, #-24]
  a0:	ldur	x0, [x29, #-32]
  a4:	ldur	w1, [x29, #-12]
  a8:	str	x8, [sp, #16]
  ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  b0:	ldur	x8, [x29, #-32]
  b4:	ldur	w1, [x29, #-12]
  b8:	str	x0, [sp, #8]
  bc:	mov	x0, x8
  c0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  c4:	ldr	w1, [x0]
  c8:	ldr	x0, [sp, #8]
  cc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  d0:	ldr	x8, [sp, #16]
  d4:	str	x8, [x0]
  d8:	ldp	x29, x30, [sp, #80]
  dc:	add	sp, sp, #0x60
  e0:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	and	w8, w1, w8
  18:	sturb	w8, [x29, #-9]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [x9]
  24:	stur	x10, [x29, #-24]
  28:	add	x10, x9, #0x8
  2c:	stur	x10, [x29, #-32]
  30:	ldur	x0, [x29, #-32]
  34:	str	x9, [sp, #40]
  38:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  3c:	stur	x0, [x29, #-40]
  40:	ldur	x0, [x29, #-32]
  44:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  48:	cmp	w0, #0x1
  4c:	b.ne	d8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xd8>  // b.any
  50:	ldur	x0, [x29, #-24]
  54:	ldur	x1, [x29, #-40]
  58:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  5c:	ldur	x8, [x29, #-24]
  60:	ldr	w1, [x8, #192]
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  6c:	ldurb	w9, [x29, #-9]
  70:	tbnz	w9, #0, 78 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x78>
  74:	b	d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xd4>
  78:	ldur	x0, [x29, #-24]
  7c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  80:	tbnz	w0, #0, 88 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x88>
  84:	b	d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xd4>
  88:	ldur	x0, [x29, #-32]
  8c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  90:	tbnz	w0, #0, 98 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x98>
  94:	b	d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xd4>
  98:	ldur	x0, [x29, #-32]
  9c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  a0:	tbnz	w0, #0, a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xa8>
  a4:	b	d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xd4>
  a8:	ldur	x0, [x29, #-32]
  ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  b0:	mov	w8, wzr
  b4:	mov	w1, w8
  b8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  bc:	ldr	x9, [x0]
  c0:	ldur	x0, [x29, #-24]
  c4:	str	x9, [sp, #32]
  c8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  cc:	ldr	x9, [sp, #32]
  d0:	str	x9, [x0]
  d4:	b	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1dc>
  d8:	ldur	x0, [x29, #-40]
  dc:	ldur	x8, [x29, #-32]
  e0:	str	x0, [sp, #24]
  e4:	mov	x0, x8
  e8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  ec:	ldr	w1, [x0]
  f0:	ldur	x0, [x29, #-32]
  f4:	str	w1, [sp, #20]
  f8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  fc:	ldr	x8, [sp, #24]
 100:	str	w0, [sp, #16]
 104:	mov	x0, x8
 108:	ldr	w1, [sp, #20]
 10c:	ldr	w2, [sp, #16]
 110:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 114:	ldur	x0, [x29, #-32]
 118:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 11c:	subs	w9, w0, #0x1
 120:	stur	w9, [x29, #-44]
 124:	ldur	x0, [x29, #-32]
 128:	ldur	x8, [x29, #-24]
 12c:	ldr	w1, [x8, #192]
 130:	ldur	w2, [x29, #-44]
 134:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 138:	ldur	x0, [x29, #-32]
 13c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 140:	ldr	w9, [x0]
 144:	ldur	w10, [x29, #-44]
 148:	cmp	w9, w10
 14c:	b.ne	194 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x194>  // b.any
 150:	ldur	x8, [x29, #-24]
 154:	ldr	w1, [x8, #192]
 158:	ldur	x0, [x29, #-40]
 15c:	ldur	w9, [x29, #-44]
 160:	subs	w9, w9, #0x1
 164:	str	w1, [sp, #12]
 168:	mov	w1, w9
 16c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 170:	ldr	x2, [x0]
 174:	ldr	x0, [sp, #40]
 178:	ldr	w1, [sp, #12]
 17c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 180:	ldur	x0, [x29, #-32]
 184:	ldur	x8, [x29, #-24]
 188:	ldr	w1, [x8, #192]
 18c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 190:	b	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1dc>
 194:	ldurb	w8, [x29, #-9]
 198:	tbnz	w8, #0, 1a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1a0>
 19c:	b	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1dc>
 1a0:	ldur	x0, [x29, #-32]
 1a4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1a8:	tbnz	w0, #0, 1b0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1b0>
 1ac:	b	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1dc>
 1b0:	ldur	x0, [x29, #-32]
 1b4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1b8:	mov	w8, wzr
 1bc:	mov	w1, w8
 1c0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1c4:	ldr	x9, [x0]
 1c8:	ldur	x0, [x29, #-24]
 1cc:	str	x9, [sp]
 1d0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1d4:	ldr	x9, [sp]
 1d8:	str	x9, [x0]
 1dc:	ldp	x29, x30, [sp, #96]
 1e0:	add	sp, sp, #0x70
 1e4:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE15rootBranchStartEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE15rootBranchStartEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE15rootBranchStartEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path8leafSizeEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path8leafSizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path8leafSizeEv>
  18:	ldr	w0, [x0, #8]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>:
   0:	sub	sp, sp, #0x100
   4:	stp	x29, x30, [sp, #240]
   8:	add	x29, sp, #0xf0
   c:	sub	x8, x29, #0x60
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	ldur	x9, [x29, #-8]
  1c:	add	x10, x9, #0x8
  20:	stur	x10, [x29, #-24]
  24:	stur	wzr, [x29, #-76]
  28:	stur	wzr, [x29, #-80]
  2c:	ldur	x0, [x29, #-24]
  30:	ldur	w1, [x29, #-12]
  34:	str	x8, [sp, #72]
  38:	str	x9, [sp, #64]
  3c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  40:	ldr	w11, [x0]
  44:	stur	w11, [x29, #-84]
  48:	ldur	x0, [x29, #-24]
  4c:	ldur	w1, [x29, #-12]
  50:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  54:	stur	x0, [x29, #-96]
  58:	ldr	x0, [sp, #72]
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  60:	tbnz	w0, #0, 68 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x68>
  64:	b	c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0xc8>
  68:	sub	x8, x29, #0x60
  6c:	mov	x0, x8
  70:	str	x8, [sp, #56]
  74:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  78:	ldur	w9, [x29, #-76]
  7c:	mov	w8, w9
  80:	sub	x10, x29, #0x28
  84:	str	w0, [x10, x8, lsl #2]
  88:	stur	w0, [x29, #-80]
  8c:	ldur	w9, [x29, #-84]
  90:	add	w9, w9, w0
  94:	stur	w9, [x29, #-84]
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  a0:	ldur	w9, [x29, #-76]
  a4:	mov	w8, w9
  a8:	mov	w9, w8
  ac:	add	w9, w9, #0x1
  b0:	stur	w9, [x29, #-76]
  b4:	mov	x10, #0x8                   	// #8
  b8:	mul	x8, x10, x8
  bc:	sub	x10, x29, #0x48
  c0:	add	x8, x10, x8
  c4:	str	x0, [x8]
  c8:	ldur	x0, [x29, #-24]
  cc:	ldur	w1, [x29, #-12]
  d0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  d4:	ldur	w8, [x29, #-76]
  d8:	mov	w9, w8
  dc:	sub	x10, x29, #0x28
  e0:	str	w0, [x10, x9, lsl #2]
  e4:	ldur	w8, [x29, #-80]
  e8:	add	w8, w8, w0
  ec:	stur	w8, [x29, #-80]
  f0:	ldur	x0, [x29, #-24]
  f4:	ldur	w1, [x29, #-12]
  f8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  fc:	ldur	w8, [x29, #-76]
 100:	mov	w9, w8
 104:	mov	w8, w9
 108:	add	w8, w8, #0x1
 10c:	stur	w8, [x29, #-76]
 110:	mov	x10, #0x8                   	// #8
 114:	mul	x9, x10, x9
 118:	sub	x10, x29, #0x48
 11c:	add	x9, x10, x9
 120:	str	x0, [x9]
 124:	ldur	x0, [x29, #-24]
 128:	ldur	w1, [x29, #-12]
 12c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
 130:	sub	x9, x29, #0x68
 134:	stur	x0, [x29, #-104]
 138:	mov	x0, x9
 13c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 140:	tbnz	w0, #0, 148 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x148>
 144:	b	1a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1a4>
 148:	sub	x8, x29, #0x68
 14c:	mov	x0, x8
 150:	str	x8, [sp, #48]
 154:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 158:	ldur	w9, [x29, #-76]
 15c:	mov	w8, w9
 160:	sub	x10, x29, #0x28
 164:	str	w0, [x10, x8, lsl #2]
 168:	ldur	w9, [x29, #-80]
 16c:	add	w9, w9, w0
 170:	stur	w9, [x29, #-80]
 174:	ldr	x0, [sp, #48]
 178:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 17c:	ldur	w9, [x29, #-76]
 180:	mov	w8, w9
 184:	mov	w9, w8
 188:	add	w9, w9, #0x1
 18c:	stur	w9, [x29, #-76]
 190:	mov	x10, #0x8                   	// #8
 194:	mul	x8, x10, x8
 198:	sub	x10, x29, #0x48
 19c:	add	x8, x10, x8
 1a0:	str	x0, [x8]
 1a4:	stur	wzr, [x29, #-108]
 1a8:	ldur	w8, [x29, #-80]
 1ac:	add	w8, w8, #0x1
 1b0:	ldur	w9, [x29, #-76]
 1b4:	mov	w10, #0x8                   	// #8
 1b8:	mul	w9, w9, w10
 1bc:	cmp	w8, w9
 1c0:	b.ls	288 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x288>  // b.plast
 1c4:	ldur	w8, [x29, #-76]
 1c8:	cmp	w8, #0x1
 1cc:	b.ne	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1dc>  // b.any
 1d0:	mov	w8, #0x1                   	// #1
 1d4:	str	w8, [sp, #44]
 1d8:	b	1e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1e8>
 1dc:	ldur	w8, [x29, #-76]
 1e0:	subs	w8, w8, #0x1
 1e4:	str	w8, [sp, #44]
 1e8:	ldr	w8, [sp, #44]
 1ec:	stur	w8, [x29, #-108]
 1f0:	ldur	w8, [x29, #-108]
 1f4:	mov	w9, w8
 1f8:	sub	x10, x29, #0x28
 1fc:	ldr	w8, [x10, x9, lsl #2]
 200:	ldur	w11, [x29, #-76]
 204:	mov	w9, w11
 208:	str	w8, [x10, x9, lsl #2]
 20c:	ldur	w8, [x29, #-108]
 210:	mov	w9, w8
 214:	mov	x12, #0x8                   	// #8
 218:	mul	x9, x12, x9
 21c:	sub	x13, x29, #0x48
 220:	add	x9, x13, x9
 224:	ldr	x9, [x9]
 228:	ldur	w8, [x29, #-76]
 22c:	mov	w14, w8
 230:	mul	x14, x12, x14
 234:	add	x14, x13, x14
 238:	str	x9, [x14]
 23c:	ldur	w8, [x29, #-108]
 240:	mov	w9, w8
 244:	mov	w8, wzr
 248:	str	w8, [x10, x9, lsl #2]
 24c:	ldr	x9, [sp, #64]
 250:	ldr	x0, [x9]
 254:	str	x12, [sp, #32]
 258:	str	x13, [sp, #24]
 25c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 260:	ldur	w8, [x29, #-108]
 264:	mov	w9, w8
 268:	ldr	x10, [sp, #32]
 26c:	mul	x9, x10, x9
 270:	ldr	x12, [sp, #24]
 274:	add	x9, x12, x9
 278:	str	x0, [x9]
 27c:	ldur	w8, [x29, #-76]
 280:	add	w8, w8, #0x1
 284:	stur	w8, [x29, #-76]
 288:	ldur	w0, [x29, #-76]
 28c:	ldur	w1, [x29, #-80]
 290:	ldur	w5, [x29, #-84]
 294:	mov	w2, #0x8                   	// #8
 298:	sub	x8, x29, #0x28
 29c:	mov	x3, x8
 2a0:	add	x9, sp, #0x74
 2a4:	mov	x4, x9
 2a8:	mov	w10, #0x1                   	// #1
 2ac:	and	w6, w10, #0x1
 2b0:	str	x8, [sp, #16]
 2b4:	str	x9, [sp, #8]
 2b8:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 2bc:	stur	x0, [sp, #108]
 2c0:	ldur	w1, [x29, #-76]
 2c4:	sub	x0, x29, #0x48
 2c8:	ldr	x2, [sp, #16]
 2cc:	ldr	x3, [sp, #8]
 2d0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2d4:	sub	x0, x29, #0x60
 2d8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2dc:	tbnz	w0, #0, 2e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2e4>
 2e0:	b	2f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2f0>
 2e4:	ldur	x0, [x29, #-24]
 2e8:	ldur	w1, [x29, #-12]
 2ec:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 2f0:	mov	w8, #0x0                   	// #0
 2f4:	strb	w8, [sp, #107]
 2f8:	str	wzr, [sp, #100]
 2fc:	ldr	w8, [sp, #100]
 300:	mov	w9, w8
 304:	mov	x10, #0x8                   	// #8
 308:	mul	x9, x10, x9
 30c:	sub	x10, x29, #0x48
 310:	add	x9, x10, x9
 314:	ldr	x0, [x9]
 318:	ldr	w8, [sp, #100]
 31c:	mov	w9, w8
 320:	add	x10, sp, #0x74
 324:	ldr	w8, [x10, x9, lsl #2]
 328:	subs	w1, w8, #0x1
 32c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 330:	ldr	x9, [x0]
 334:	str	x9, [sp, #88]
 338:	ldur	w8, [x29, #-108]
 33c:	cbz	w8, 3c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3c8>
 340:	ldr	w8, [sp, #100]
 344:	ldur	w9, [x29, #-108]
 348:	cmp	w8, w9
 34c:	b.ne	3c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3c8>  // b.any
 350:	ldur	w1, [x29, #-12]
 354:	ldr	w8, [sp, #100]
 358:	mov	w9, w8
 35c:	mov	x10, #0x8                   	// #8
 360:	mul	x9, x10, x9
 364:	sub	x10, x29, #0x48
 368:	add	x9, x10, x9
 36c:	ldr	x9, [x9]
 370:	ldr	w8, [sp, #100]
 374:	mov	w10, w8
 378:	add	x11, sp, #0x74
 37c:	ldr	w2, [x11, x10, lsl #2]
 380:	add	x0, sp, #0x50
 384:	str	w1, [sp, #4]
 388:	mov	x1, x9
 38c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 390:	ldr	x3, [sp, #88]
 394:	ldr	x2, [sp, #80]
 398:	ldr	x0, [sp, #64]
 39c:	ldr	w1, [sp, #4]
 3a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3a4:	mov	w8, #0x1                   	// #1
 3a8:	and	w8, w0, w8
 3ac:	strb	w8, [sp, #107]
 3b0:	ldrb	w8, [sp, #107]
 3b4:	and	w8, w8, #0x1
 3b8:	ldur	w12, [x29, #-12]
 3bc:	add	w8, w12, w8
 3c0:	stur	w8, [x29, #-12]
 3c4:	b	3f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3f4>
 3c8:	ldur	x0, [x29, #-24]
 3cc:	ldur	w1, [x29, #-12]
 3d0:	ldr	w8, [sp, #100]
 3d4:	mov	w9, w8
 3d8:	add	x10, sp, #0x74
 3dc:	ldr	w2, [x10, x9, lsl #2]
 3e0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3e4:	ldur	w1, [x29, #-12]
 3e8:	ldr	x2, [sp, #88]
 3ec:	ldr	x0, [sp, #64]
 3f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 3f4:	ldr	w8, [sp, #100]
 3f8:	add	w8, w8, #0x1
 3fc:	ldur	w9, [x29, #-76]
 400:	cmp	w8, w9
 404:	b.ne	40c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x40c>  // b.any
 408:	b	428 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x428>
 40c:	ldur	x0, [x29, #-24]
 410:	ldur	w1, [x29, #-12]
 414:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 418:	ldr	w8, [sp, #100]
 41c:	add	w8, w8, #0x1
 420:	str	w8, [sp, #100]
 424:	b	2fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2fc>
 428:	ldr	w8, [sp, #100]
 42c:	ldr	w9, [sp, #108]
 430:	cmp	w8, w9
 434:	b.eq	454 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x454>  // b.none
 438:	ldur	x0, [x29, #-24]
 43c:	ldur	w1, [x29, #-12]
 440:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 444:	ldr	w8, [sp, #100]
 448:	subs	w8, w8, #0x1
 44c:	str	w8, [sp, #100]
 450:	b	428 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x428>
 454:	ldr	w8, [sp, #112]
 458:	ldur	x0, [x29, #-24]
 45c:	ldur	w1, [x29, #-12]
 460:	str	w8, [sp]
 464:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 468:	ldr	w8, [sp]
 46c:	str	w8, [x0]
 470:	ldrb	w9, [sp, #107]
 474:	and	w0, w9, #0x1
 478:	ldp	x29, x30, [sp, #240]
 47c:	add	sp, sp, #0x100
 480:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x10                  	// #16
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv+0x2c>
  28:	b	30 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv+0x30>
  2c:	b	50 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xab                  	// #171
  44:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  58:	mov	x8, #0xfffffffffffffff0    	// #-16
  5c:	add	x0, x0, x8
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE14getOpaqueValueEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE14getOpaqueValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>
  24:	ldr	x0, [x0]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	add	x8, x8, #0x60
  14:	ldr	w9, [sp, #4]
  18:	mov	w10, w9
  1c:	mov	x11, #0x8                   	// #8
  20:	mul	x10, x11, x10
  24:	add	x0, x8, x10
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path6offsetEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path6offsetEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15IntervalMapImpl4Path6offsetEj>
  24:	add	x0, x0, #0xc
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	mov	w1, w9
  20:	mov	x0, x8
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>
  2c:	ldr	w9, [x0, #12]
  30:	ldur	w10, [x29, #-12]
  34:	mov	w1, w10
  38:	ldr	x0, [sp, #8]
  3c:	str	w9, [sp, #4]
  40:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>
  44:	ldr	w9, [x0, #8]
  48:	subs	w9, w9, #0x1
  4c:	ldr	w10, [sp, #4]
  50:	cmp	w10, w9
  54:	cset	w9, eq  // eq = none
  58:	and	w0, w9, #0x1
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>
  24:	ldr	x0, [x0]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	add	x8, x8, #0x58
  14:	ldr	w9, [sp, #4]
  18:	mov	w10, w9
  1c:	mov	x11, #0x8                   	// #8
  20:	mul	x10, x11, x10
  24:	add	x0, x8, x10
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEvPT_:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x0, [x8, #200]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEvPT_>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #56]
  24:	str	w10, [sp, #52]
  28:	cbz	w9, 34 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #52]
  34:	ldr	w8, [sp, #52]
  38:	tbnz	w8, #0, 40 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x40>
  3c:	b	44 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x44>
  40:	b	64 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x64>
  44:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x77d                 	// #1917
  58:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	ldr	x8, [sp, #56]
  68:	ldr	x9, [x8]
  6c:	stur	x9, [x29, #-24]
  70:	add	x9, x8, #0x8
  74:	stur	x9, [x29, #-32]
  78:	ldur	w10, [x29, #-12]
  7c:	subs	w10, w10, #0x1
  80:	stur	w10, [x29, #-12]
  84:	cbnz	w10, 110 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x110>
  88:	ldur	x0, [x29, #-24]
  8c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  90:	ldur	x8, [x29, #-32]
  94:	str	x0, [sp, #40]
  98:	mov	x0, x8
  9c:	mov	w9, wzr
  a0:	mov	w1, w9
  a4:	str	w9, [sp, #36]
  a8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  ac:	ldr	w1, [x0]
  b0:	ldur	x8, [x29, #-24]
  b4:	ldr	w2, [x8, #196]
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  c0:	ldur	x0, [x29, #-32]
  c4:	ldur	x8, [x29, #-24]
  c8:	ldr	w9, [x8, #196]
  cc:	subs	w9, w9, #0x1
  d0:	str	w9, [x8, #196]
  d4:	ldr	w1, [sp, #36]
  d8:	mov	w2, w9
  dc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  e0:	ldur	x0, [x29, #-24]
  e4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  e8:	tbnz	w0, #0, f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0xf0>
  ec:	b	10c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x10c>
  f0:	ldur	x0, [x29, #-24]
  f4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  f8:	ldr	x0, [sp, #56]
  fc:	mov	w8, wzr
 100:	mov	w1, w8
 104:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 108:	b	244 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x244>
 10c:	b	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>
 110:	ldur	x0, [x29, #-32]
 114:	ldur	w1, [x29, #-12]
 118:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 11c:	stur	x0, [x29, #-40]
 120:	ldur	x0, [x29, #-32]
 124:	ldur	w1, [x29, #-12]
 128:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 12c:	cmp	w0, #0x1
 130:	b.ne	150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x150>  // b.any
 134:	ldur	x0, [x29, #-24]
 138:	ldur	x1, [x29, #-40]
 13c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 140:	ldur	w1, [x29, #-12]
 144:	ldr	x0, [sp, #56]
 148:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 14c:	b	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>
 150:	ldur	x0, [x29, #-40]
 154:	ldur	x8, [x29, #-32]
 158:	ldur	w1, [x29, #-12]
 15c:	str	x0, [sp, #24]
 160:	mov	x0, x8
 164:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 168:	ldr	w1, [x0]
 16c:	ldur	x0, [x29, #-32]
 170:	ldur	w9, [x29, #-12]
 174:	str	w1, [sp, #20]
 178:	mov	w1, w9
 17c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 180:	ldr	x8, [sp, #24]
 184:	str	w0, [sp, #16]
 188:	mov	x0, x8
 18c:	ldr	w1, [sp, #20]
 190:	ldr	w2, [sp, #16]
 194:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 198:	ldur	x0, [x29, #-32]
 19c:	ldur	w1, [x29, #-12]
 1a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1a4:	subs	w9, w0, #0x1
 1a8:	stur	w9, [x29, #-44]
 1ac:	ldur	x0, [x29, #-32]
 1b0:	ldur	w1, [x29, #-12]
 1b4:	ldur	w2, [x29, #-44]
 1b8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1bc:	ldur	x0, [x29, #-32]
 1c0:	ldur	w1, [x29, #-12]
 1c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1c8:	ldr	w9, [x0]
 1cc:	ldur	w10, [x29, #-44]
 1d0:	cmp	w9, w10
 1d4:	b.ne	210 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x210>  // b.any
 1d8:	ldur	w1, [x29, #-12]
 1dc:	ldur	x0, [x29, #-40]
 1e0:	ldur	w8, [x29, #-44]
 1e4:	subs	w8, w8, #0x1
 1e8:	str	w1, [sp, #12]
 1ec:	mov	w1, w8
 1f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1f4:	ldr	x2, [x0]
 1f8:	ldr	x0, [sp, #56]
 1fc:	ldr	w1, [sp, #12]
 200:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 204:	ldur	x0, [x29, #-32]
 208:	ldur	w1, [x29, #-12]
 20c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 210:	ldur	x0, [x29, #-32]
 214:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 218:	tbnz	w0, #0, 220 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x220>
 21c:	b	244 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x244>
 220:	ldur	x0, [x29, #-32]
 224:	ldur	w8, [x29, #-12]
 228:	add	w1, w8, #0x1
 22c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 230:	ldur	x0, [x29, #-32]
 234:	ldur	w8, [x29, #-12]
 238:	add	w1, w8, #0x1
 23c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 240:	str	wzr, [x0]
 244:	ldp	x29, x30, [sp, #112]
 248:	add	sp, sp, #0x80
 24c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path7atBeginEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	str	wzr, [sp, #12]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>
  24:	str	w0, [sp, #8]
  28:	ldr	w8, [sp, #12]
  2c:	ldr	w9, [sp, #8]
  30:	cmp	w8, w9
  34:	b.eq	70 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x70>  // b.none
  38:	ldr	w8, [sp, #12]
  3c:	mov	w1, w8
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>
  48:	ldr	w8, [x0, #12]
  4c:	cbz	w8, 60 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x60>
  50:	mov	w8, wzr
  54:	and	w8, w8, #0x1
  58:	sturb	w8, [x29, #-1]
  5c:	b	7c <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x7c>
  60:	ldr	w8, [sp, #12]
  64:	add	w8, w8, #0x1
  68:	str	w8, [sp, #12]
  6c:	b	28 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x28>
  70:	mov	w8, #0x1                   	// #1
  74:	and	w8, w8, #0x1
  78:	sturb	w8, [x29, #-1]
  7c:	ldurb	w8, [x29, #-1]
  80:	and	w0, w8, #0x1
  84:	ldp	x29, x30, [sp, #32]
  88:	add	sp, sp, #0x30
  8c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	str	w2, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w1, [sp, #4]
  20:	ldr	w8, [sp, #4]
  24:	add	w2, w8, #0x1
  28:	ldr	w3, [sp]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjj>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_:

0000000000000000 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	add	x1, x8, #0x8
  1c:	ldr	x2, [sp]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE4pushEPNS1_8FreeNodeE:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE4pushEPNS1_8FreeNodeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [x8]
  14:	ldr	x10, [sp]
  18:	str	x9, [x10]
  1c:	ldr	x9, [sp]
  20:	str	x9, [x8]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	str	w2, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w1, [sp, #4]
  20:	ldr	w8, [sp, #4]
  24:	add	w2, w8, #0x1
  28:	ldr	w3, [sp]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjj>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5emptyEv:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #196]
  10:	cmp	w9, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	mov	x2, #0xc0                  	// #192
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	stur	w8, [x29, #-12]
  24:	str	x2, [sp, #24]
  28:	str	x9, [sp, #16]
  2c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv>
  30:	ldr	x9, [sp, #16]
  34:	str	wzr, [x9, #192]
  38:	mov	x0, x9
  3c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv>
  40:	str	x0, [sp, #8]
  44:	ldur	w8, [x29, #-12]
  48:	mov	w1, w8
  4c:	ldr	x2, [sp, #24]
  50:	bl	0 <memset>
  54:	ldr	x0, [sp, #8]
  58:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4sizeEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4sizeEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4sizeEj>
  24:	ldr	w0, [x0, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEvPT_:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x0, [x8, #200]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEvPT_>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	str	w2, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w1, [sp, #4]
  20:	ldr	w8, [sp, #4]
  24:	add	w2, w8, #0x1
  28:	ldr	w3, [sp]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjj>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path5resetEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path5resetEj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	w10, [x29, #-12]
  20:	subs	w1, w10, #0x1
  24:	mov	x0, x9
  28:	str	x8, [sp, #16]
  2c:	str	x9, [sp, #8]
  30:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  34:	ldr	x8, [x0]
  38:	str	x8, [sp, #24]
  3c:	ldur	w1, [x29, #-12]
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  48:	ldr	w2, [x0]
  4c:	ldr	x1, [sp, #24]
  50:	ldr	x0, [sp, #16]
  54:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  58:	ldur	w10, [x29, #-12]
  5c:	mov	w1, w10
  60:	ldr	x0, [sp, #8]
  64:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  68:	ldr	q0, [sp, #32]
  6c:	str	q0, [x0]
  70:	ldp	x29, x30, [sp, #64]
  74:	add	sp, sp, #0x50
  78:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjjj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	str	w2, [sp, #16]
  18:	str	w3, [sp, #12]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	w1, [sp, #16]
  24:	ldur	w2, [x29, #-12]
  28:	ldr	w8, [sp, #12]
  2c:	ldr	w9, [sp, #16]
  30:	subs	w3, w8, w9
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjjj>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	w2, [x29, #-16]
  18:	stur	w3, [x29, #-20]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	w9, [x29, #-16]
  24:	ldur	w10, [x29, #-12]
  28:	mov	w11, #0x0                   	// #0
  2c:	cmp	w9, w10
  30:	str	x8, [sp, #16]
  34:	str	w11, [sp, #12]
  38:	b.hi	44 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj+0x44>  // b.pmore
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj+0x50>
  4c:	b	54 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj+0x54>
  50:	b	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj+0x74>
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0xf8                  	// #248
  68:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	w2, [x29, #-12]
  78:	ldur	w3, [x29, #-16]
  7c:	ldur	w4, [x29, #-20]
  80:	ldr	x0, [sp, #16]
  84:	ldr	x1, [sp, #16]
  88:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  8c:	ldp	x29, x30, [sp, #48]
  90:	add	sp, sp, #0x40
  94:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	w2, [x29, #-20]
  18:	str	w3, [sp, #24]
  1c:	str	w4, [sp, #20]
  20:	ldur	x8, [x29, #-8]
  24:	ldur	w9, [x29, #-20]
  28:	ldr	w10, [sp, #20]
  2c:	add	w9, w9, w10
  30:	mov	w10, #0x0                   	// #0
  34:	cmp	w9, #0xb
  38:	str	x8, [sp, #8]
  3c:	str	w10, [sp, #4]
  40:	b.hi	4c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x4c>  // b.pmore
  44:	mov	w8, #0x1                   	// #1
  48:	str	w8, [sp, #4]
  4c:	ldr	w8, [sp, #4]
  50:	tbnz	w8, #0, 58 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x58>
  54:	b	5c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x5c>
  58:	b	7c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x7c>
  5c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  60:	add	x0, x0, #0x0
  64:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  68:	add	x1, x1, #0x0
  6c:	mov	w2, #0xeb                  	// #235
  70:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  74:	add	x3, x3, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	w8, [sp, #24]
  80:	ldr	w9, [sp, #20]
  84:	add	w8, w8, w9
  88:	mov	w9, #0x0                   	// #0
  8c:	cmp	w8, #0xb
  90:	str	w9, [sp]
  94:	b.hi	a0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xa0>  // b.pmore
  98:	mov	w8, #0x1                   	// #1
  9c:	str	w8, [sp]
  a0:	ldr	w8, [sp]
  a4:	tbnz	w8, #0, ac <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xac>
  a8:	b	b0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xb0>
  ac:	b	d0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xd0>
  b0:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  b4:	add	x0, x0, #0x0
  b8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  bc:	add	x1, x1, #0x0
  c0:	mov	w2, #0xec                  	// #236
  c4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  c8:	add	x3, x3, #0x0
  cc:	bl	0 <__assert_fail>
  d0:	ldur	w8, [x29, #-20]
  d4:	ldr	w9, [sp, #20]
  d8:	add	w8, w8, w9
  dc:	str	w8, [sp, #16]
  e0:	ldur	w8, [x29, #-20]
  e4:	ldr	w9, [sp, #16]
  e8:	cmp	w8, w9
  ec:	b.eq	150 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x150>  // b.none
  f0:	ldur	x8, [x29, #-16]
  f4:	ldur	w9, [x29, #-20]
  f8:	mov	w10, w9
  fc:	ldr	w9, [sp, #24]
 100:	mov	w11, w9
 104:	ldr	x8, [x8, x10, lsl #3]
 108:	ldr	x10, [sp, #8]
 10c:	str	x8, [x10, x11, lsl #3]
 110:	ldur	x8, [x29, #-16]
 114:	add	x8, x8, #0x58
 118:	ldur	w9, [x29, #-20]
 11c:	mov	w11, w9
 120:	ldr	x8, [x8, x11, lsl #3]
 124:	add	x11, x10, #0x58
 128:	ldr	w9, [sp, #24]
 12c:	mov	w12, w9
 130:	str	x8, [x11, x12, lsl #3]
 134:	ldur	w8, [x29, #-20]
 138:	add	w8, w8, #0x1
 13c:	stur	w8, [x29, #-20]
 140:	ldr	w8, [sp, #24]
 144:	add	w8, w8, #0x1
 148:	str	w8, [sp, #24]
 14c:	b	e0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xe0>
 150:	ldp	x29, x30, [sp, #48]
 154:	add	sp, sp, #0x40
 158:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EEC2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	add	x9, x8, #0x80
  18:	str	x9, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	mov	x0, x8
  28:	str	x8, [sp]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EEC2Ev>
  30:	ldr	x8, [sp]
  34:	add	x9, x8, #0x10
  38:	ldr	x10, [sp, #16]
  3c:	cmp	x9, x10
  40:	str	x9, [sp, #8]
  44:	b.ne	20 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EEC2Ev+0x20>  // b.any
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt4pairImmEC2ImmLb1EEEv:

0000000000000000 <_ZNSt4pairImmEC2ImmLb1EEEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	xzr, [x8]
  10:	str	xzr, [x8, #8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_:

0000000000000000 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	add	x1, x8, #0x8
  1c:	ldr	x2, [sp]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjjj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	str	w2, [sp, #16]
  18:	str	w3, [sp, #12]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	w1, [sp, #16]
  24:	ldur	w2, [x29, #-12]
  28:	ldr	w8, [sp, #12]
  2c:	ldr	w9, [sp, #16]
  30:	subs	w3, w8, w9
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjjj>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	w2, [x29, #-16]
  18:	stur	w3, [x29, #-20]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	w9, [x29, #-16]
  24:	ldur	w10, [x29, #-12]
  28:	mov	w11, #0x0                   	// #0
  2c:	cmp	w9, w10
  30:	str	x8, [sp, #16]
  34:	str	w11, [sp, #12]
  38:	b.hi	44 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj+0x44>  // b.pmore
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj+0x50>
  4c:	b	54 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj+0x54>
  50:	b	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj+0x74>
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0xf8                  	// #248
  68:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	w2, [x29, #-12]
  78:	ldur	w3, [x29, #-16]
  7c:	ldur	w4, [x29, #-20]
  80:	ldr	x0, [sp, #16]
  84:	ldr	x1, [sp, #16]
  88:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  8c:	ldp	x29, x30, [sp, #48]
  90:	add	sp, sp, #0x40
  94:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	w2, [x29, #-20]
  18:	str	w3, [sp, #24]
  1c:	str	w4, [sp, #20]
  20:	ldur	x8, [x29, #-8]
  24:	ldur	w9, [x29, #-20]
  28:	ldr	w10, [sp, #20]
  2c:	add	w9, w9, w10
  30:	mov	w10, #0x0                   	// #0
  34:	cmp	w9, #0xc
  38:	str	x8, [sp, #8]
  3c:	str	w10, [sp, #4]
  40:	b.hi	4c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x4c>  // b.pmore
  44:	mov	w8, #0x1                   	// #1
  48:	str	w8, [sp, #4]
  4c:	ldr	w8, [sp, #4]
  50:	tbnz	w8, #0, 58 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x58>
  54:	b	5c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x5c>
  58:	b	7c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x7c>
  5c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  60:	add	x0, x0, #0x0
  64:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  68:	add	x1, x1, #0x0
  6c:	mov	w2, #0xeb                  	// #235
  70:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  74:	add	x3, x3, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	w8, [sp, #24]
  80:	ldr	w9, [sp, #20]
  84:	add	w8, w8, w9
  88:	mov	w9, #0x0                   	// #0
  8c:	cmp	w8, #0xc
  90:	str	w9, [sp]
  94:	b.hi	a0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0xa0>  // b.pmore
  98:	mov	w8, #0x1                   	// #1
  9c:	str	w8, [sp]
  a0:	ldr	w8, [sp]
  a4:	tbnz	w8, #0, ac <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0xac>
  a8:	b	b0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0xb0>
  ac:	b	d0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0xd0>
  b0:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  b4:	add	x0, x0, #0x0
  b8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  bc:	add	x1, x1, #0x0
  c0:	mov	w2, #0xec                  	// #236
  c4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  c8:	add	x3, x3, #0x0
  cc:	bl	0 <__assert_fail>
  d0:	ldur	w8, [x29, #-20]
  d4:	ldr	w9, [sp, #20]
  d8:	add	w8, w8, w9
  dc:	str	w8, [sp, #16]
  e0:	ldur	w8, [x29, #-20]
  e4:	ldr	w9, [sp, #16]
  e8:	cmp	w8, w9
  ec:	b.eq	150 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x150>  // b.none
  f0:	ldur	x8, [x29, #-16]
  f4:	ldur	w9, [x29, #-20]
  f8:	mov	w10, w9
  fc:	ldr	w9, [sp, #24]
 100:	mov	w11, w9
 104:	ldr	x8, [x8, x10, lsl #3]
 108:	ldr	x10, [sp, #8]
 10c:	str	x8, [x10, x11, lsl #3]
 110:	ldur	x8, [x29, #-16]
 114:	add	x8, x8, #0x60
 118:	ldur	w9, [x29, #-20]
 11c:	mov	w11, w9
 120:	ldr	x8, [x8, x11, lsl #3]
 124:	add	x11, x10, #0x60
 128:	ldr	w9, [sp, #24]
 12c:	mov	w12, w9
 130:	str	x8, [x11, x12, lsl #3]
 134:	ldur	w8, [x29, #-20]
 138:	add	w8, w8, #0x1
 13c:	stur	w8, [x29, #-20]
 140:	ldr	w8, [sp, #24]
 144:	add	w8, w8, #0x1
 148:	str	w8, [sp, #24]
 14c:	b	e0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0xe0>
 150:	ldp	x29, x30, [sp, #48]
 154:	add	sp, sp, #0x40
 158:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjjj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	str	w2, [sp, #16]
  18:	str	w3, [sp, #12]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	w1, [sp, #16]
  24:	ldur	w2, [x29, #-12]
  28:	ldr	w8, [sp, #12]
  2c:	ldr	w9, [sp, #16]
  30:	subs	w3, w8, w9
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjjj>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	w2, [x29, #-16]
  18:	stur	w3, [x29, #-20]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	w9, [x29, #-16]
  24:	ldur	w10, [x29, #-12]
  28:	mov	w11, #0x0                   	// #0
  2c:	cmp	w9, w10
  30:	str	x8, [sp, #16]
  34:	str	w11, [sp, #12]
  38:	b.hi	44 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj+0x44>  // b.pmore
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj+0x50>
  4c:	b	54 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj+0x54>
  50:	b	74 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj+0x74>
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0xf8                  	// #248
  68:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	w2, [x29, #-12]
  78:	ldur	w3, [x29, #-16]
  7c:	ldur	w4, [x29, #-20]
  80:	ldr	x0, [sp, #16]
  84:	ldr	x1, [sp, #16]
  88:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  8c:	ldp	x29, x30, [sp, #48]
  90:	add	sp, sp, #0x40
  94:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	w2, [x29, #-20]
  18:	str	w3, [sp, #24]
  1c:	str	w4, [sp, #20]
  20:	ldur	x8, [x29, #-8]
  24:	ldur	w9, [x29, #-20]
  28:	ldr	w10, [sp, #20]
  2c:	add	w9, w9, w10
  30:	mov	w10, #0x0                   	// #0
  34:	cmp	w9, #0x8
  38:	str	x8, [sp, #8]
  3c:	str	w10, [sp, #4]
  40:	b.hi	4c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x4c>  // b.pmore
  44:	mov	w8, #0x1                   	// #1
  48:	str	w8, [sp, #4]
  4c:	ldr	w8, [sp, #4]
  50:	tbnz	w8, #0, 58 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x58>
  54:	b	5c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x5c>
  58:	b	7c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x7c>
  5c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  60:	add	x0, x0, #0x0
  64:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  68:	add	x1, x1, #0x0
  6c:	mov	w2, #0xeb                  	// #235
  70:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  74:	add	x3, x3, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	w8, [sp, #24]
  80:	ldr	w9, [sp, #20]
  84:	add	w8, w8, w9
  88:	mov	w9, #0x0                   	// #0
  8c:	cmp	w8, #0x8
  90:	str	w9, [sp]
  94:	b.hi	a0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0xa0>  // b.pmore
  98:	mov	w8, #0x1                   	// #1
  9c:	str	w8, [sp]
  a0:	ldr	w8, [sp]
  a4:	tbnz	w8, #0, ac <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0xac>
  a8:	b	b0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0xb0>
  ac:	b	d0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0xd0>
  b0:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  b4:	add	x0, x0, #0x0
  b8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  bc:	add	x1, x1, #0x0
  c0:	mov	w2, #0xec                  	// #236
  c4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  c8:	add	x3, x3, #0x0
  cc:	bl	0 <__assert_fail>
  d0:	ldur	w8, [x29, #-20]
  d4:	ldr	w9, [sp, #20]
  d8:	add	w8, w8, w9
  dc:	str	w8, [sp, #16]
  e0:	ldur	w8, [x29, #-20]
  e4:	ldr	w9, [sp, #16]
  e8:	cmp	w8, w9
  ec:	b.eq	164 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x164>  // b.none
  f0:	ldur	x8, [x29, #-16]
  f4:	ldur	w9, [x29, #-20]
  f8:	mov	w10, w9
  fc:	mov	x11, #0x10                  	// #16
 100:	mul	x10, x11, x10
 104:	add	x1, x8, x10
 108:	ldr	w9, [sp, #24]
 10c:	mov	w8, w9
 110:	mul	x8, x11, x8
 114:	ldr	x10, [sp, #8]
 118:	add	x0, x10, x8
 11c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
 120:	ldur	x8, [x29, #-16]
 124:	add	x8, x8, #0x80
 128:	ldur	w9, [x29, #-20]
 12c:	mov	w10, w9
 130:	ldr	x8, [x8, x10, lsl #3]
 134:	ldr	x10, [sp, #8]
 138:	add	x11, x10, #0x80
 13c:	ldr	w9, [sp, #24]
 140:	mov	w12, w9
 144:	str	x8, [x11, x12, lsl #3]
 148:	ldur	w8, [x29, #-20]
 14c:	add	w8, w8, #0x1
 150:	stur	w8, [x29, #-20]
 154:	ldr	w8, [sp, #24]
 158:	add	w8, w8, #0x1
 15c:	str	w8, [sp, #24]
 160:	b	e0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0xe0>
 164:	ldp	x29, x30, [sp, #48]
 168:	add	sp, sp, #0x40
 16c:	ret

Disassembly of section .text._ZNSt4pairImmEaSERKS0_:

0000000000000000 <_ZNSt4pairImmEaSERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp]
  20:	ldr	x9, [x9, #8]
  24:	str	x9, [x8, #8]
  28:	mov	x0, x8
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4nodeINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>
  24:	ldr	x0, [x0]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEPT_v:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEPT_v>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x2, #0xc0                  	// #192
  10:	stur	x0, [x29, #-8]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [x8, #200]
  1c:	str	x2, [sp, #16]
  20:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEPT_v>
  24:	str	x0, [sp, #8]
  28:	mov	w9, wzr
  2c:	mov	w1, w9
  30:	ldr	x2, [sp, #16]
  34:	bl	0 <memset>
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEPT_v>
  40:	ldr	x0, [sp, #8]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	w8, [x29, #-12]
  20:	subs	w8, w8, #0x1
  24:	stur	w8, [x29, #-36]
  28:	ldur	w8, [x29, #-36]
  2c:	cbz	w8, 168 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x168>
  30:	ldur	x8, [x29, #-24]
  34:	ldursw	x9, [x29, #-36]
  38:	ldr	w10, [x8, x9, lsl #2]
  3c:	ldur	x8, [x29, #-32]
  40:	ldursw	x9, [x29, #-36]
  44:	ldr	w11, [x8, x9, lsl #2]
  48:	cmp	w10, w11
  4c:	b.ne	54 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x54>  // b.any
  50:	b	158 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x158>
  54:	ldur	w8, [x29, #-36]
  58:	subs	w8, w8, #0x1
  5c:	stur	w8, [x29, #-40]
  60:	ldur	w8, [x29, #-40]
  64:	mov	w9, #0xffffffff            	// #-1
  68:	cmp	w8, w9
  6c:	b.eq	158 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x158>  // b.none
  70:	ldur	x8, [x29, #-8]
  74:	ldursw	x9, [x29, #-36]
  78:	mov	x10, #0x8                   	// #8
  7c:	mul	x9, x10, x9
  80:	add	x8, x8, x9
  84:	ldr	x0, [x8]
  88:	ldur	x8, [x29, #-24]
  8c:	ldursw	x9, [x29, #-36]
  90:	mov	x11, #0x4                   	// #4
  94:	ldr	w1, [x8, x9, lsl #2]
  98:	ldur	x8, [x29, #-8]
  9c:	ldursw	x9, [x29, #-40]
  a0:	mul	x9, x10, x9
  a4:	add	x8, x8, x9
  a8:	ldr	x2, [x8]
  ac:	ldur	x8, [x29, #-24]
  b0:	ldursw	x9, [x29, #-40]
  b4:	ldr	w3, [x8, x9, lsl #2]
  b8:	ldur	x8, [x29, #-32]
  bc:	ldursw	x9, [x29, #-36]
  c0:	ldr	w12, [x8, x9, lsl #2]
  c4:	ldur	x8, [x29, #-24]
  c8:	ldursw	x9, [x29, #-36]
  cc:	ldr	w13, [x8, x9, lsl #2]
  d0:	subs	w4, w12, w13
  d4:	str	x11, [sp, #24]
  d8:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
  dc:	stur	w0, [x29, #-44]
  e0:	ldur	w12, [x29, #-44]
  e4:	ldur	x8, [x29, #-24]
  e8:	ldursw	x9, [x29, #-40]
  ec:	ldr	x10, [sp, #24]
  f0:	mul	x9, x10, x9
  f4:	add	x8, x8, x9
  f8:	ldr	w13, [x8]
  fc:	subs	w12, w13, w12
 100:	str	w12, [x8]
 104:	ldur	w12, [x29, #-44]
 108:	ldur	x8, [x29, #-24]
 10c:	ldursw	x9, [x29, #-36]
 110:	mul	x9, x10, x9
 114:	add	x8, x8, x9
 118:	ldr	w13, [x8]
 11c:	add	w12, w13, w12
 120:	str	w12, [x8]
 124:	ldur	x8, [x29, #-24]
 128:	ldursw	x9, [x29, #-36]
 12c:	ldr	w12, [x8, x9, lsl #2]
 130:	ldur	x8, [x29, #-32]
 134:	ldursw	x9, [x29, #-36]
 138:	ldr	w13, [x8, x9, lsl #2]
 13c:	cmp	w12, w13
 140:	b.cc	148 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x148>  // b.lo, b.ul, b.last
 144:	b	158 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x158>
 148:	ldur	w8, [x29, #-40]
 14c:	subs	w8, w8, #0x1
 150:	stur	w8, [x29, #-40]
 154:	b	60 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x60>
 158:	ldur	w8, [x29, #-36]
 15c:	subs	w8, w8, #0x1
 160:	stur	w8, [x29, #-36]
 164:	b	28 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x28>
 168:	ldur	w8, [x29, #-12]
 16c:	cbnz	w8, 174 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x174>
 170:	b	380 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x380>
 174:	str	wzr, [sp, #48]
 178:	ldr	w8, [sp, #48]
 17c:	ldur	w9, [x29, #-12]
 180:	subs	w9, w9, #0x1
 184:	cmp	w8, w9
 188:	b.eq	2f4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2f4>  // b.none
 18c:	ldur	x8, [x29, #-24]
 190:	ldr	w9, [sp, #48]
 194:	mov	w10, w9
 198:	ldr	w9, [x8, x10, lsl #2]
 19c:	ldur	x8, [x29, #-32]
 1a0:	ldr	w11, [sp, #48]
 1a4:	mov	w10, w11
 1a8:	ldr	w11, [x8, x10, lsl #2]
 1ac:	cmp	w9, w11
 1b0:	b.ne	1b8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1b8>  // b.any
 1b4:	b	2e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2e4>
 1b8:	ldr	w8, [sp, #48]
 1bc:	add	w8, w8, #0x1
 1c0:	str	w8, [sp, #44]
 1c4:	ldr	w8, [sp, #44]
 1c8:	ldur	w9, [x29, #-12]
 1cc:	cmp	w8, w9
 1d0:	b.eq	2e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2e4>  // b.none
 1d4:	ldur	x8, [x29, #-8]
 1d8:	ldr	w9, [sp, #44]
 1dc:	mov	w10, w9
 1e0:	mov	x11, #0x8                   	// #8
 1e4:	mul	x10, x11, x10
 1e8:	add	x8, x8, x10
 1ec:	ldr	x0, [x8]
 1f0:	ldur	x8, [x29, #-24]
 1f4:	ldr	w9, [sp, #44]
 1f8:	mov	w10, w9
 1fc:	mov	x12, #0x4                   	// #4
 200:	ldr	w1, [x8, x10, lsl #2]
 204:	ldur	x8, [x29, #-8]
 208:	ldr	w9, [sp, #48]
 20c:	mov	w10, w9
 210:	mul	x10, x11, x10
 214:	add	x8, x8, x10
 218:	ldr	x2, [x8]
 21c:	ldur	x8, [x29, #-24]
 220:	ldr	w9, [sp, #48]
 224:	mov	w10, w9
 228:	ldr	w3, [x8, x10, lsl #2]
 22c:	ldur	x8, [x29, #-24]
 230:	ldr	w9, [sp, #48]
 234:	mov	w10, w9
 238:	ldr	w9, [x8, x10, lsl #2]
 23c:	ldur	x8, [x29, #-32]
 240:	ldr	w13, [sp, #48]
 244:	mov	w10, w13
 248:	ldr	w13, [x8, x10, lsl #2]
 24c:	subs	w4, w9, w13
 250:	str	x12, [sp, #16]
 254:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 258:	str	w0, [sp, #40]
 25c:	ldr	w9, [sp, #40]
 260:	ldur	x8, [x29, #-24]
 264:	ldr	w13, [sp, #44]
 268:	mov	w10, w13
 26c:	ldr	x11, [sp, #16]
 270:	mul	x10, x11, x10
 274:	add	x8, x8, x10
 278:	ldr	w13, [x8]
 27c:	add	w9, w13, w9
 280:	str	w9, [x8]
 284:	ldr	w9, [sp, #40]
 288:	ldur	x8, [x29, #-24]
 28c:	ldr	w13, [sp, #48]
 290:	mov	w10, w13
 294:	mul	x10, x11, x10
 298:	add	x8, x8, x10
 29c:	ldr	w13, [x8]
 2a0:	subs	w9, w13, w9
 2a4:	str	w9, [x8]
 2a8:	ldur	x8, [x29, #-24]
 2ac:	ldr	w9, [sp, #48]
 2b0:	mov	w10, w9
 2b4:	ldr	w9, [x8, x10, lsl #2]
 2b8:	ldur	x8, [x29, #-32]
 2bc:	ldr	w13, [sp, #48]
 2c0:	mov	w10, w13
 2c4:	ldr	w13, [x8, x10, lsl #2]
 2c8:	cmp	w9, w13
 2cc:	b.cc	2d4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2d4>  // b.lo, b.ul, b.last
 2d0:	b	2e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2e4>
 2d4:	ldr	w8, [sp, #44]
 2d8:	add	w8, w8, #0x1
 2dc:	str	w8, [sp, #44]
 2e0:	b	1c4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1c4>
 2e4:	ldr	w8, [sp, #48]
 2e8:	add	w8, w8, #0x1
 2ec:	str	w8, [sp, #48]
 2f0:	b	178 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x178>
 2f4:	str	wzr, [sp, #36]
 2f8:	ldr	w8, [sp, #36]
 2fc:	ldur	w9, [x29, #-12]
 300:	cmp	w8, w9
 304:	b.eq	380 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x380>  // b.none
 308:	ldur	x8, [x29, #-24]
 30c:	ldr	w9, [sp, #36]
 310:	mov	w10, w9
 314:	ldr	w9, [x8, x10, lsl #2]
 318:	ldur	x8, [x29, #-32]
 31c:	ldr	w11, [sp, #36]
 320:	mov	w10, w11
 324:	ldr	w11, [x8, x10, lsl #2]
 328:	mov	w12, #0x0                   	// #0
 32c:	cmp	w9, w11
 330:	str	w12, [sp, #12]
 334:	b.ne	340 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x340>  // b.any
 338:	mov	w8, #0x1                   	// #1
 33c:	str	w8, [sp, #12]
 340:	ldr	w8, [sp, #12]
 344:	tbnz	w8, #0, 34c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x34c>
 348:	b	350 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x350>
 34c:	b	370 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x370>
 350:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 354:	add	x0, x0, #0x0
 358:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 35c:	add	x1, x1, #0x0
 360:	mov	w2, #0x176                 	// #374
 364:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 368:	add	x3, x3, #0x0
 36c:	bl	0 <__assert_fail>
 370:	ldr	w8, [sp, #36]
 374:	add	w8, w8, #0x1
 378:	str	w8, [sp, #36]
 37c:	b	2f8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2f8>
 380:	ldp	x29, x30, [sp, #96]
 384:	add	sp, sp, #0x70
 388:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #192]
   8:	add	x29, sp, #0xc0
   c:	stur	x2, [x29, #-16]
  10:	stur	x0, [x29, #-24]
  14:	stur	w1, [x29, #-28]
  18:	stur	x3, [x29, #-40]
  1c:	ldur	x8, [x29, #-24]
  20:	ldur	w9, [x29, #-28]
  24:	mov	w10, #0x0                   	// #0
  28:	str	x8, [sp, #88]
  2c:	str	w10, [sp, #84]
  30:	cbz	w9, 3c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #84]
  3c:	ldr	w8, [sp, #84]
  40:	tbnz	w8, #0, 48 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x48>
  44:	b	4c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x4c>
  48:	b	6c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0x6c9                 	// #1737
  60:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	mov	w8, #0x0                   	// #0
  70:	sturb	w8, [x29, #-41]
  74:	ldr	x9, [sp, #88]
  78:	ldr	x10, [x9]
  7c:	stur	x10, [x29, #-56]
  80:	add	x10, x9, #0x8
  84:	stur	x10, [x29, #-64]
  88:	ldur	w8, [x29, #-28]
  8c:	cmp	w8, #0x1
  90:	b.ne	1a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1a4>  // b.any
  94:	ldur	x8, [x29, #-56]
  98:	ldr	w9, [x8, #196]
  9c:	cmp	w9, #0xb
  a0:	b.cs	128 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x128>  // b.hs, b.nlast
  a4:	ldur	x0, [x29, #-56]
  a8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  ac:	ldur	x8, [x29, #-64]
  b0:	str	x0, [sp, #72]
  b4:	mov	x0, x8
  b8:	mov	w9, wzr
  bc:	mov	w1, w9
  c0:	str	w9, [sp, #68]
  c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  c8:	ldr	w1, [x0]
  cc:	ldur	x8, [x29, #-56]
  d0:	ldr	w2, [x8, #196]
  d4:	ldur	x8, [x29, #-16]
  d8:	stur	x8, [x29, #-72]
  dc:	ldur	x4, [x29, #-40]
  e0:	ldur	x3, [x29, #-72]
  e4:	ldr	x0, [sp, #72]
  e8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  ec:	ldur	x0, [x29, #-64]
  f0:	ldur	x8, [x29, #-56]
  f4:	ldr	w9, [x8, #196]
  f8:	add	w9, w9, #0x1
  fc:	str	w9, [x8, #196]
 100:	ldr	w1, [sp, #68]
 104:	mov	w2, w9
 108:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 10c:	ldur	x0, [x29, #-64]
 110:	ldur	w1, [x29, #-28]
 114:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 118:	ldurb	w9, [x29, #-41]
 11c:	and	w9, w9, #0x1
 120:	sturb	w9, [x29, #-1]
 124:	b	318 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x318>
 128:	mov	w8, #0x1                   	// #1
 12c:	sturb	w8, [x29, #-41]
 130:	ldur	x0, [x29, #-56]
 134:	ldur	x9, [x29, #-64]
 138:	str	x0, [sp, #56]
 13c:	mov	x0, x9
 140:	mov	w8, wzr
 144:	mov	w1, w8
 148:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 14c:	ldr	w1, [x0]
 150:	ldr	x0, [sp, #56]
 154:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 158:	stur	x0, [x29, #-80]
 15c:	ldur	x0, [x29, #-64]
 160:	ldur	x9, [x29, #-56]
 164:	str	x0, [sp, #48]
 168:	mov	x0, x9
 16c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 170:	ldur	x9, [x29, #-56]
 174:	ldr	w2, [x9, #196]
 178:	ldur	x9, [x29, #-80]
 17c:	stur	x9, [x29, #-88]
 180:	ldur	x3, [x29, #-88]
 184:	ldr	x9, [sp, #48]
 188:	str	x0, [sp, #40]
 18c:	mov	x0, x9
 190:	ldr	x1, [sp, #40]
 194:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
 198:	ldur	w8, [x29, #-28]
 19c:	add	w8, w8, #0x1
 1a0:	stur	w8, [x29, #-28]
 1a4:	ldur	x0, [x29, #-64]
 1a8:	ldur	w8, [x29, #-28]
 1ac:	subs	w8, w8, #0x1
 1b0:	stur	w8, [x29, #-28]
 1b4:	mov	w1, w8
 1b8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1bc:	ldur	x0, [x29, #-64]
 1c0:	ldur	w1, [x29, #-28]
 1c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1c8:	cmp	w0, #0xc
 1cc:	b.ne	244 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x244>  // b.any
 1d0:	ldurb	w8, [x29, #-41]
 1d4:	mov	w9, #0x0                   	// #0
 1d8:	str	w9, [sp, #36]
 1dc:	tbnz	w8, #0, 1e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1e8>
 1e0:	mov	w8, #0x1                   	// #1
 1e4:	str	w8, [sp, #36]
 1e8:	ldr	w8, [sp, #36]
 1ec:	tbnz	w8, #0, 1f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1f4>
 1f0:	b	1f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1f8>
 1f4:	b	218 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x218>
 1f8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1fc:	add	x0, x0, #0x0
 200:	adrp	x1, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 204:	add	x1, x1, #0x0
 208:	mov	w2, #0x6e6                 	// #1766
 20c:	adrp	x3, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 210:	add	x3, x3, #0x0
 214:	bl	0 <__assert_fail>
 218:	ldur	w1, [x29, #-28]
 21c:	ldr	x0, [sp, #88]
 220:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 224:	mov	w8, #0x1                   	// #1
 228:	and	w8, w0, w8
 22c:	sturb	w8, [x29, #-41]
 230:	ldurb	w8, [x29, #-41]
 234:	and	w8, w8, #0x1
 238:	ldur	w9, [x29, #-28]
 23c:	add	w8, w9, w8
 240:	stur	w8, [x29, #-28]
 244:	ldur	x0, [x29, #-64]
 248:	ldur	w1, [x29, #-28]
 24c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 250:	ldur	x8, [x29, #-64]
 254:	ldur	w1, [x29, #-28]
 258:	str	x0, [sp, #24]
 25c:	mov	x0, x8
 260:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 264:	ldr	w1, [x0]
 268:	ldur	x0, [x29, #-64]
 26c:	ldur	w9, [x29, #-28]
 270:	str	w1, [sp, #20]
 274:	mov	w1, w9
 278:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 27c:	ldur	x8, [x29, #-16]
 280:	str	x8, [sp, #96]
 284:	ldur	x4, [x29, #-40]
 288:	ldr	x3, [sp, #96]
 28c:	ldr	x2, [sp, #24]
 290:	str	w0, [sp, #16]
 294:	mov	x0, x2
 298:	ldr	w1, [sp, #20]
 29c:	ldr	w2, [sp, #16]
 2a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 2a4:	ldur	x0, [x29, #-64]
 2a8:	ldur	w1, [x29, #-28]
 2ac:	ldur	x8, [x29, #-64]
 2b0:	ldur	w9, [x29, #-28]
 2b4:	str	x0, [sp, #8]
 2b8:	mov	x0, x8
 2bc:	str	w1, [sp, #4]
 2c0:	mov	w1, w9
 2c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 2c8:	add	w2, w0, #0x1
 2cc:	ldr	x0, [sp, #8]
 2d0:	ldr	w1, [sp, #4]
 2d4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 2d8:	ldur	x0, [x29, #-64]
 2dc:	ldur	w1, [x29, #-28]
 2e0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 2e4:	tbnz	w0, #0, 2ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2ec>
 2e8:	b	2fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x2fc>
 2ec:	ldur	w1, [x29, #-28]
 2f0:	ldur	x2, [x29, #-40]
 2f4:	ldr	x0, [sp, #88]
 2f8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 2fc:	ldur	x0, [x29, #-64]
 300:	ldur	w8, [x29, #-28]
 304:	add	w1, w8, #0x1
 308:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 30c:	ldurb	w8, [x29, #-41]
 310:	and	w8, w8, #0x1
 314:	sturb	w8, [x29, #-1]
 318:	ldurb	w8, [x29, #-1]
 31c:	and	w0, w8, #0x1
 320:	ldp	x29, x30, [sp, #192]
 324:	add	sp, sp, #0xd0
 328:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	w8, [sp, #12]
  24:	subs	w2, w8, #0x1
  28:	bl	0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  2c:	ldr	w8, [sp, #12]
  30:	mov	w9, #0x0                   	// #0
  34:	cmp	w8, #0x8
  38:	str	w9, [sp, #8]
  3c:	b.hi	48 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x48>  // b.pmore
  40:	mov	w8, #0x1                   	// #1
  44:	str	w8, [sp, #8]
  48:	ldr	w8, [sp, #8]
  4c:	tbnz	w8, #0, 54 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x54>
  50:	b	58 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x58>
  54:	b	78 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x78>
  58:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  5c:	add	x0, x0, #0x0
  60:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  64:	add	x1, x1, #0x0
  68:	mov	w2, #0x1fc                 	// #508
  6c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  70:	add	x3, x3, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v:

0000000000000000 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x1, x8, #0x8
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8]
  1c:	str	x8, [sp, #8]
  20:	cbz	x9, 34 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>
  2c:	str	x0, [sp]
  30:	b	48 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_+0x48>
  34:	ldr	x0, [sp, #16]
  38:	mov	x1, #0xc0                  	// #192
  3c:	mov	x2, #0x40                  	// #64
  40:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>
  44:	str	x0, [sp]
  48:	ldr	x8, [sp]
  4c:	mov	x0, x8
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE7pop_valEv:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE7pop_valEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	str	x9, [sp]
  14:	ldr	x9, [x8]
  18:	ldr	x9, [x9]
  1c:	str	x9, [x8]
  20:	ldr	x0, [sp]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-24]
  20:	cmp	x8, #0x0
  24:	cset	w9, ls  // ls = plast
  28:	mov	w10, #0x0                   	// #0
  2c:	str	x0, [sp, #24]
  30:	str	w10, [sp, #20]
  34:	tbnz	w9, #0, 40 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x40>
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #20]
  40:	ldr	w8, [sp, #20]
  44:	tbnz	w8, #0, 4c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x4c>
  48:	b	50 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x50>
  4c:	b	70 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x70>
  50:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x110                 	// #272
  64:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldur	x1, [x29, #-16]
  74:	ldur	x8, [x29, #-24]
  78:	sub	x0, x29, #0x19
  7c:	str	x1, [sp, #8]
  80:	mov	x1, x8
  84:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  88:	ldurb	w9, [x29, #-25]
  8c:	mov	w2, w9
  90:	ldr	x0, [sp, #24]
  94:	ldr	x1, [sp, #8]
  98:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  9c:	ldp	x29, x30, [sp, #64]
  a0:	add	sp, sp, #0x50
  a4:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	adrp	x8, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  18:	add	x9, x9, #0x0
  1c:	sturb	w2, [x29, #-9]
  20:	stur	x0, [x29, #-24]
  24:	stur	x1, [x29, #-32]
  28:	ldur	x10, [x29, #-24]
  2c:	ldur	x11, [x29, #-32]
  30:	ldr	x12, [x10, #80]
  34:	add	x11, x12, x11
  38:	str	x11, [x10, #80]
  3c:	ldr	x0, [x10]
  40:	ldurb	w13, [x29, #-9]
  44:	sturb	w13, [x29, #-41]
  48:	ldurb	w13, [x29, #-41]
  4c:	mov	w1, w13
  50:	str	x8, [sp, #56]
  54:	str	x9, [sp, #48]
  58:	str	x10, [sp, #40]
  5c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  60:	stur	x0, [x29, #-40]
  64:	ldur	x8, [x29, #-40]
  68:	ldur	x9, [x29, #-32]
  6c:	add	x8, x8, x9
  70:	ldur	x9, [x29, #-32]
  74:	mov	w13, #0x0                   	// #0
  78:	cmp	x8, x9
  7c:	str	w13, [sp, #36]
  80:	b.cc	8c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x8c>  // b.lo, b.ul, b.last
  84:	mov	w8, #0x1                   	// #1
  88:	str	w8, [sp, #36]
  8c:	ldr	w8, [sp, #36]
  90:	tbnz	w8, #0, 98 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x98>
  94:	b	9c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x9c>
  98:	b	b4 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xb4>
  9c:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  a0:	add	x0, x0, #0x0
  a4:	ldr	x1, [sp, #56]
  a8:	mov	w2, #0xdc                  	// #220
  ac:	ldr	x3, [sp, #48]
  b0:	bl	0 <__assert_fail>
  b4:	ldur	x8, [x29, #-32]
  b8:	stur	x8, [x29, #-56]
  bc:	ldur	x8, [x29, #-40]
  c0:	ldur	x9, [x29, #-56]
  c4:	add	x8, x8, x9
  c8:	ldr	x9, [sp, #40]
  cc:	ldr	x10, [x9, #8]
  d0:	ldr	x11, [x9]
  d4:	subs	x10, x10, x11
  d8:	cmp	x8, x10
  dc:	b.hi	110 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x110>  // b.pmore
  e0:	ldr	x8, [sp, #40]
  e4:	ldr	x9, [x8]
  e8:	ldur	x10, [x29, #-40]
  ec:	add	x9, x9, x10
  f0:	stur	x9, [x29, #-64]
  f4:	ldur	x9, [x29, #-64]
  f8:	ldur	x10, [x29, #-56]
  fc:	add	x9, x9, x10
 100:	str	x9, [x8]
 104:	ldur	x9, [x29, #-64]
 108:	stur	x9, [x29, #-8]
 10c:	b	2a4 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x2a4>
 110:	ldur	x8, [x29, #-56]
 114:	sub	x0, x29, #0x9
 118:	str	x8, [sp, #24]
 11c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 120:	ldr	x8, [sp, #24]
 124:	add	x9, x8, x0
 128:	subs	x9, x9, #0x1
 12c:	stur	x9, [x29, #-72]
 130:	ldur	x9, [x29, #-72]
 134:	cmp	x9, #0x1, lsl #12
 138:	b.ls	204 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x204>  // b.plast
 13c:	ldr	x8, [sp, #40]
 140:	add	x0, x8, #0x60
 144:	sub	x1, x29, #0x48
 148:	ldur	x9, [x29, #-72]
 14c:	str	x1, [sp, #16]
 150:	mov	x1, x9
 154:	mov	x9, xzr
 158:	mov	x2, x9
 15c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 160:	sub	x8, x29, #0x50
 164:	stur	x0, [x29, #-80]
 168:	ldr	x9, [sp, #40]
 16c:	add	x0, x9, #0x40
 170:	str	x0, [sp, #8]
 174:	mov	x0, x8
 178:	ldr	x1, [sp, #16]
 17c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 180:	sub	x8, x29, #0x60
 184:	stur	x0, [x29, #-96]
 188:	stur	x1, [x29, #-88]
 18c:	ldr	x0, [sp, #8]
 190:	mov	x1, x8
 194:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 198:	ldur	x0, [x29, #-80]
 19c:	ldurb	w10, [x29, #-9]
 1a0:	strb	w10, [sp, #103]
 1a4:	ldrb	w10, [sp, #103]
 1a8:	mov	w1, w10
 1ac:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1b0:	str	x0, [sp, #104]
 1b4:	ldr	x8, [sp, #104]
 1b8:	ldur	x9, [x29, #-32]
 1bc:	add	x8, x8, x9
 1c0:	ldur	x9, [x29, #-80]
 1c4:	ldur	x11, [x29, #-72]
 1c8:	add	x9, x9, x11
 1cc:	cmp	x8, x9
 1d0:	b.hi	1d8 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x1d8>  // b.pmore
 1d4:	b	1f0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x1f0>
 1d8:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1dc:	add	x0, x0, #0x0
 1e0:	ldr	x1, [sp, #56]
 1e4:	mov	w2, #0xfb                  	// #251
 1e8:	ldr	x3, [sp, #48]
 1ec:	bl	0 <__assert_fail>
 1f0:	ldr	x8, [sp, #104]
 1f4:	str	x8, [sp, #88]
 1f8:	ldr	x8, [sp, #88]
 1fc:	stur	x8, [x29, #-8]
 200:	b	2a4 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x2a4>
 204:	ldr	x0, [sp, #40]
 208:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 20c:	ldr	x8, [sp, #40]
 210:	ldr	x0, [x8]
 214:	ldurb	w9, [x29, #-9]
 218:	strb	w9, [sp, #79]
 21c:	ldrb	w9, [sp, #79]
 220:	mov	w1, w9
 224:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 228:	str	x0, [sp, #80]
 22c:	ldr	x8, [sp, #80]
 230:	ldur	x10, [x29, #-56]
 234:	add	x8, x8, x10
 238:	ldr	x10, [sp, #40]
 23c:	ldr	x11, [x10, #8]
 240:	mov	w9, #0x0                   	// #0
 244:	cmp	x8, x11
 248:	str	w9, [sp, #4]
 24c:	b.hi	258 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x258>  // b.pmore
 250:	mov	w8, #0x1                   	// #1
 254:	str	w8, [sp, #4]
 258:	ldr	w8, [sp, #4]
 25c:	tbnz	w8, #0, 264 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x264>
 260:	b	268 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x268>
 264:	b	280 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x280>
 268:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 26c:	add	x0, x0, #0x0
 270:	ldr	x1, [sp, #56]
 274:	mov	w2, #0x106                 	// #262
 278:	ldr	x3, [sp, #48]
 27c:	bl	0 <__assert_fail>
 280:	ldr	x8, [sp, #80]
 284:	str	x8, [sp, #64]
 288:	ldr	x8, [sp, #64]
 28c:	ldur	x9, [x29, #-56]
 290:	add	x8, x8, x9
 294:	ldr	x9, [sp, #40]
 298:	str	x8, [x9]
 29c:	ldr	x8, [sp, #64]
 2a0:	stur	x8, [x29, #-8]
 2a4:	ldur	x0, [x29, #-8]
 2a8:	ldp	x29, x30, [sp, #208]
 2ac:	add	sp, sp, #0xe0
 2b0:	ret

Disassembly of section .text._ZN4llvm5AlignC2Em:

0000000000000000 <_ZN4llvm5AlignC2Em>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x0                   	// #0
  10:	adrp	x9, 0 <_ZN4llvm5AlignC2Em>
  14:	add	x9, x9, #0x0
  18:	adrp	x10, 0 <_ZN4llvm5AlignC2Em>
  1c:	add	x10, x10, #0x0
  20:	stur	x0, [x29, #-8]
  24:	stur	x1, [x29, #-16]
  28:	ldur	x11, [x29, #-8]
  2c:	strb	w8, [x11]
  30:	ldur	x12, [x29, #-16]
  34:	cmp	x12, #0x0
  38:	cset	w8, ls  // ls = plast
  3c:	mov	w13, #0x0                   	// #0
  40:	stur	x9, [x29, #-24]
  44:	str	x10, [sp, #32]
  48:	str	x11, [sp, #24]
  4c:	str	w13, [sp, #20]
  50:	tbnz	w8, #0, 5c <_ZN4llvm5AlignC2Em+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #20]
  5c:	ldr	w8, [sp, #20]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5AlignC2Em+0x68>
  64:	b	6c <_ZN4llvm5AlignC2Em+0x6c>
  68:	b	84 <_ZN4llvm5AlignC2Em+0x84>
  6c:	adrp	x0, 0 <_ZN4llvm5AlignC2Em>
  70:	add	x0, x0, #0x0
  74:	ldur	x1, [x29, #-24]
  78:	mov	w2, #0x4e                  	// #78
  7c:	ldr	x3, [sp, #32]
  80:	bl	0 <__assert_fail>
  84:	ldur	x0, [x29, #-16]
  88:	bl	0 <_ZN4llvm5AlignC2Em>
  8c:	mov	w8, #0x0                   	// #0
  90:	str	w8, [sp, #16]
  94:	tbnz	w0, #0, 9c <_ZN4llvm5AlignC2Em+0x9c>
  98:	b	a4 <_ZN4llvm5AlignC2Em+0xa4>
  9c:	mov	w8, #0x1                   	// #1
  a0:	str	w8, [sp, #16]
  a4:	ldr	w8, [sp, #16]
  a8:	tbnz	w8, #0, b0 <_ZN4llvm5AlignC2Em+0xb0>
  ac:	b	b4 <_ZN4llvm5AlignC2Em+0xb4>
  b0:	b	cc <_ZN4llvm5AlignC2Em+0xcc>
  b4:	adrp	x0, 0 <_ZN4llvm5AlignC2Em>
  b8:	add	x0, x0, #0x0
  bc:	ldur	x1, [x29, #-24]
  c0:	mov	w2, #0x4f                  	// #79
  c4:	ldr	x3, [sp, #32]
  c8:	bl	0 <__assert_fail>
  cc:	ldur	x0, [x29, #-16]
  d0:	bl	0 <_ZN4llvm5AlignC2Em>
  d4:	ldr	x8, [sp, #24]
  d8:	strb	w0, [x8]
  dc:	ldrb	w9, [x8]
  e0:	mov	w10, #0x0                   	// #0
  e4:	cmp	w9, #0x40
  e8:	str	w10, [sp, #12]
  ec:	b.ge	f8 <_ZN4llvm5AlignC2Em+0xf8>  // b.tcont
  f0:	mov	w8, #0x1                   	// #1
  f4:	str	w8, [sp, #12]
  f8:	ldr	w8, [sp, #12]
  fc:	tbnz	w8, #0, 104 <_ZN4llvm5AlignC2Em+0x104>
 100:	b	108 <_ZN4llvm5AlignC2Em+0x108>
 104:	b	120 <_ZN4llvm5AlignC2Em+0x120>
 108:	adrp	x0, 0 <_ZN4llvm5AlignC2Em>
 10c:	add	x0, x0, #0x0
 110:	ldur	x1, [x29, #-24]
 114:	mov	w2, #0x51                  	// #81
 118:	ldr	x3, [sp, #32]
 11c:	bl	0 <__assert_fail>
 120:	ldp	x29, x30, [sp, #64]
 124:	add	sp, sp, #0x50
 128:	ret

Disassembly of section .text._ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE:

0000000000000000 <_ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w1, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldurb	w8, [x29, #-1]
  1c:	strb	w8, [sp, #15]
  20:	ldrb	w8, [sp, #15]
  24:	mov	w1, w8
  28:	bl	0 <_ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm5Align5valueEv:

0000000000000000 <_ZNK4llvm5Align5valueEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x1                   	// #1
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldrb	w10, [x9]
  14:	mov	w9, w10
  18:	lsl	x0, x8, x9
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator8AllocateEmm:

0000000000000000 <_ZN4llvm15MallocAllocator8AllocateEmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZN4llvm15MallocAllocator8AllocateEmm>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #24]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  58:	ldur	x8, [x29, #-16]
  5c:	str	x0, [sp, #8]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  68:	ldr	q0, [x0]
  6c:	ldr	x8, [sp, #8]
  70:	str	q0, [x8]
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  7c:	add	x1, x0, #0x1
  80:	ldr	x0, [sp, #24]
  84:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  88:	ldp	x29, x30, [sp, #48]
  8c:	add	sp, sp, #0x40
  90:	ret

Disassembly of section .text._ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_:

0000000000000000 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm9alignAddrEPKvNS_5AlignE:

0000000000000000 <_ZN4llvm9alignAddrEPKvNS_5AlignE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x9, [x29, #-16]
  1c:	str	x9, [sp, #24]
  20:	ldr	x9, [sp, #24]
  24:	mov	x0, x8
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  30:	ldr	x8, [sp, #8]
  34:	add	x9, x8, x0
  38:	subs	x9, x9, #0x1
  3c:	ldr	x10, [sp, #24]
  40:	mov	w11, #0x0                   	// #0
  44:	cmp	x9, x10
  48:	str	w11, [sp, #4]
  4c:	b.cc	58 <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x58>  // b.lo, b.ul, b.last
  50:	mov	w8, #0x1                   	// #1
  54:	str	w8, [sp, #4]
  58:	ldr	w8, [sp, #4]
  5c:	tbnz	w8, #0, 64 <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x64>
  60:	b	68 <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x68>
  64:	b	88 <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x88>
  68:	adrp	x0, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  6c:	add	x0, x0, #0x0
  70:	adrp	x1, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  74:	add	x1, x1, #0x0
  78:	mov	w2, #0xbb                  	// #187
  7c:	adrp	x3, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  80:	add	x3, x3, #0x0
  84:	bl	0 <__assert_fail>
  88:	ldr	x0, [sp, #24]
  8c:	ldurb	w8, [x29, #-1]
  90:	strb	w8, [sp, #23]
  94:	ldrb	w8, [sp, #23]
  98:	mov	w1, w8
  9c:	bl	0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  a0:	ldp	x29, x30, [sp, #48]
  a4:	add	sp, sp, #0x40
  a8:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, xzr
  10:	add	x1, sp, #0x18
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	add	x0, x9, #0x10
  20:	str	x8, [sp, #16]
  24:	str	x1, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  30:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  34:	stur	x0, [x29, #-16]
  38:	ldr	x8, [sp]
  3c:	add	x0, x8, #0x60
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  4c:	str	x0, [sp, #24]
  50:	ldr	x8, [sp]
  54:	add	x0, x8, #0x10
  58:	ldr	x1, [sp, #8]
  5c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  60:	ldr	x8, [sp, #24]
  64:	ldr	x9, [sp]
  68:	str	x8, [x9]
  6c:	ldr	x8, [sp, #24]
  70:	ldur	x10, [x29, #-16]
  74:	add	x8, x8, x10
  78:	str	x8, [x9, #8]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZN4llvm17offsetToAlignmentEmNS_5AlignE:

0000000000000000 <_ZN4llvm17offsetToAlignmentEmNS_5AlignE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w1, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldurb	w8, [x29, #-1]
  1c:	strb	w8, [sp, #15]
  20:	ldrb	w8, [sp, #15]
  24:	mov	w1, w8
  28:	bl	0 <_ZN4llvm17offsetToAlignmentEmNS_5AlignE>
  2c:	ldr	x9, [sp, #16]
  30:	subs	x0, x0, x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm7alignToEmNS_5AlignE:

0000000000000000 <_ZN4llvm7alignToEmNS_5AlignE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x1
  10:	sturb	w1, [x29, #-1]
  14:	str	x0, [sp, #16]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm7alignToEmNS_5AlignE>
  20:	str	x0, [sp, #8]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x9, [sp, #8]
  2c:	add	x8, x8, x9
  30:	subs	x8, x8, #0x1
  34:	ldr	x9, [sp, #8]
  38:	subs	x9, x9, #0x1
  3c:	bic	x0, x8, x9
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <malloc>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbnz	x8, 50 <_ZN4llvm11safe_mallocEm+0x50>
  24:	ldr	x8, [sp, #16]
  28:	cbnz	x8, 3c <_ZN4llvm11safe_mallocEm+0x3c>
  2c:	mov	x0, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm11safe_mallocEm>
  34:	stur	x0, [x29, #-8]
  38:	b	58 <_ZN4llvm11safe_mallocEm+0x58>
  3c:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  40:	add	x0, x0, #0x0
  44:	mov	w8, #0x1                   	// #1
  48:	and	w1, w8, #0x1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	x8, [sp, #8]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x10, [x29, #-16]
  20:	cmp	x10, x8
  24:	str	x9, [sp, #32]
  28:	b.ls	40 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x40>  // b.plast
  2c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  30:	add	x0, x0, #0x0
  34:	mov	w8, #0x1                   	// #1
  38:	and	w1, w8, #0x1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  48:	add	x0, x0, #0x2
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  50:	sub	x8, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	mov	x0, x8
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  64:	sub	x1, x29, #0x20
  68:	mov	x8, #0xffffffff            	// #4294967295
  6c:	stur	x8, [x29, #-32]
  70:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  74:	ldr	x8, [x0]
  78:	stur	x8, [x29, #-24]
  7c:	ldur	x8, [x29, #-24]
  80:	mov	x9, #0x10                  	// #16
  84:	mul	x0, x8, x9
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  8c:	str	x0, [sp, #40]
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  98:	ldr	x8, [sp, #32]
  9c:	str	x0, [sp, #24]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  a8:	ldr	x2, [sp, #40]
  ac:	ldr	x1, [sp, #24]
  b0:	str	x0, [sp, #16]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp, #16]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  c8:	ldr	x8, [sp, #32]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  d8:	ldr	x1, [sp, #8]
  dc:	str	x0, [sp]
  e0:	mov	x0, x1
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  ec:	ldr	x0, [sp, #32]
  f0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  f4:	tbnz	w0, #0, 104 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x104>
  f8:	ldr	x0, [sp, #32]
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
 100:	bl	0 <free>
 104:	ldr	x8, [sp, #40]
 108:	ldr	x9, [sp, #32]
 10c:	str	x8, [x9]
 110:	ldur	x8, [x29, #-24]
 114:	str	w8, [x9, #12]
 118:	ldp	x29, x30, [sp, #80]
 11c:	add	sp, sp, #0x60
 120:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIPvmEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRSt4pairIPvmEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  20:	str	x0, [sp, #16]
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  2c:	str	x0, [sp, #8]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	cmp	x8, x9
  18:	b.eq	30 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_+0x30>  // b.none
  1c:	ldr	x8, [sp]
  20:	mov	x9, #0xfffffffffffffff0    	// #-16
  24:	add	x8, x8, x9
  28:	str	x8, [sp]
  2c:	b	c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_+0xc>
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_:

0000000000000000 <_ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x10
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>
  24:	ldr	q0, [x0]
  28:	ldr	x8, [sp, #8]
  2c:	str	q0, [x8]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt11__addressofISt4pairIPvmEEPT_RS3_:

0000000000000000 <_ZSt11__addressofISt4pairIPvmEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIPvmEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIPvmEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIPvmEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIPvmEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x10
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIPvmEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIPvmEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardISt4pairIPvmEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIPvmEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIPvmEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIPvmEEC2ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x1e                  	// #30
  10:	mov	w9, #0x80                  	// #128
  14:	mov	x10, #0x1                   	// #1
  18:	mov	x11, #0x1000                	// #4096
  1c:	sub	x12, x29, #0x10
  20:	add	x1, sp, #0x18
  24:	stur	w0, [x29, #-4]
  28:	stur	x8, [x29, #-16]
  2c:	ldur	w13, [x29, #-4]
  30:	udiv	w9, w13, w9
  34:	mov	w8, w9
  38:	ubfx	x8, x8, #0, #32
  3c:	str	x8, [sp, #24]
  40:	mov	x0, x12
  44:	str	x10, [sp, #16]
  48:	str	x11, [sp, #8]
  4c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj>
  50:	ldr	x8, [x0]
  54:	ldr	x10, [sp, #16]
  58:	lsl	x8, x10, x8
  5c:	ldr	x11, [sp, #8]
  60:	mul	x0, x11, x8
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPvvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPvvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13isPowerOf2_64Em:

0000000000000000 <_ZN4llvm13isPowerOf2_64Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	mov	w9, #0x0                   	// #0
  10:	str	w9, [sp, #4]
  14:	cbz	x8, 34 <_ZN4llvm13isPowerOf2_64Em+0x34>
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	subs	x9, x9, #0x1
  24:	tst	x8, x9
  28:	cset	w10, ne  // ne = any
  2c:	eor	w10, w10, #0x1
  30:	str	w10, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	and	w0, w8, #0x1
  3c:	add	sp, sp, #0x10
  40:	ret

Disassembly of section .text._ZN4llvm7Log2_64Em:

0000000000000000 <_ZN4llvm7Log2_64Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x2                   	// #2
  10:	mov	w8, #0x3f                  	// #63
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	w8, [sp, #4]
  20:	bl	0 <_ZN4llvm7Log2_64Em>
  24:	ldr	w8, [sp, #4]
  28:	subs	w0, w8, w0
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	w1, [sp, #12]
   c:	ldr	w8, [sp, #12]
  10:	cbz	w8, 28 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x28>
  14:	ldr	x8, [sp, #16]
  18:	cbnz	x8, 28 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x28>
  1c:	mov	w8, #0x40                  	// #64
  20:	str	w8, [sp, #28]
  24:	b	34 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x34>
  28:	ldr	x8, [sp, #16]
  2c:	clz	x8, x8
  30:	str	w8, [sp, #28]
  34:	ldr	w0, [sp, #28]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	stur	x2, [x29, #-32]
  18:	stur	w3, [x29, #-36]
  1c:	str	w4, [sp, #40]
  20:	ldur	x8, [x29, #-16]
  24:	ldr	w9, [sp, #40]
  28:	cmp	w9, #0x0
  2c:	cset	w9, le
  30:	str	x8, [sp, #8]
  34:	tbnz	w9, #0, 90 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji+0x90>
  38:	ldr	w8, [sp, #40]
  3c:	add	x0, sp, #0x20
  40:	str	w8, [sp, #32]
  44:	sub	x1, x29, #0x24
  48:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  4c:	ldur	w8, [x29, #-20]
  50:	mov	w9, #0x8                   	// #8
  54:	subs	w8, w9, w8
  58:	add	x1, sp, #0x1c
  5c:	str	w8, [sp, #28]
  60:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  64:	ldr	w8, [x0]
  68:	str	w8, [sp, #36]
  6c:	ldur	x0, [x29, #-32]
  70:	ldur	w1, [x29, #-36]
  74:	ldur	w3, [x29, #-20]
  78:	ldr	w4, [sp, #36]
  7c:	ldr	x2, [sp, #8]
  80:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  84:	ldr	w8, [sp, #36]
  88:	stur	w8, [x29, #-4]
  8c:	b	f8 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji+0xf8>
  90:	ldr	w8, [sp, #40]
  94:	mov	w9, wzr
  98:	subs	w8, w9, w8
  9c:	add	x0, sp, #0x14
  a0:	str	w8, [sp, #20]
  a4:	sub	x1, x29, #0x14
  a8:	str	w9, [sp, #4]
  ac:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  b0:	ldur	w8, [x29, #-36]
  b4:	mov	w9, #0x8                   	// #8
  b8:	subs	w8, w9, w8
  bc:	add	x1, sp, #0x10
  c0:	str	w8, [sp, #16]
  c4:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  c8:	ldr	w8, [x0]
  cc:	str	w8, [sp, #24]
  d0:	ldur	w1, [x29, #-20]
  d4:	ldur	x2, [x29, #-32]
  d8:	ldur	w3, [x29, #-36]
  dc:	ldr	w4, [sp, #24]
  e0:	ldr	x0, [sp, #8]
  e4:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  e8:	ldr	w8, [sp, #24]
  ec:	ldr	w9, [sp, #4]
  f0:	subs	w8, w9, w8
  f4:	stur	w8, [x29, #-4]
  f8:	ldur	w0, [x29, #-4]
  fc:	ldp	x29, x30, [sp, #80]
 100:	add	sp, sp, #0x60
 104:	ret

Disassembly of section .text._ZSt3minIjERKT_S2_S2_:

0000000000000000 <_ZSt3minIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp, #16]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.cs	30 <_ZSt3minIjERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minIjERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	str	x2, [sp, #24]
  1c:	str	w3, [sp, #20]
  20:	str	w4, [sp, #16]
  24:	ldur	x1, [x29, #-8]
  28:	ldr	x0, [sp, #24]
  2c:	ldr	w2, [sp, #16]
  30:	ldr	w3, [sp, #20]
  34:	str	x1, [sp, #8]
  38:	mov	w1, w8
  3c:	str	w8, [sp, #4]
  40:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  44:	ldr	x0, [sp, #24]
  48:	ldur	w8, [x29, #-12]
  4c:	ldr	w9, [sp, #16]
  50:	subs	w2, w8, w9
  54:	ldr	w4, [sp, #16]
  58:	ldr	x1, [sp, #8]
  5c:	ldr	w3, [sp, #4]
  60:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	str	x2, [sp, #24]
  1c:	str	w3, [sp, #20]
  20:	str	w4, [sp, #16]
  24:	ldur	x9, [x29, #-8]
  28:	ldr	x0, [sp, #24]
  2c:	ldr	w3, [sp, #20]
  30:	ldr	w4, [sp, #16]
  34:	mov	x1, x9
  38:	mov	w2, w8
  3c:	str	w8, [sp, #12]
  40:	str	x9, [sp]
  44:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  48:	ldr	w2, [sp, #16]
  4c:	ldur	w3, [x29, #-12]
  50:	ldr	x0, [sp]
  54:	ldr	w1, [sp, #12]
  58:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	w2, [x29, #-16]
  18:	stur	w3, [x29, #-20]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	w9, [x29, #-12]
  24:	ldur	w10, [x29, #-16]
  28:	mov	w11, #0x0                   	// #0
  2c:	cmp	w9, w10
  30:	str	x8, [sp, #16]
  34:	str	w11, [sp, #12]
  38:	b.hi	44 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x44>  // b.pmore
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x50>
  4c:	b	54 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x54>
  50:	b	74 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x74>
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x101                 	// #257
  68:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	w8, [x29, #-16]
  78:	ldur	w9, [x29, #-20]
  7c:	add	w8, w8, w9
  80:	mov	w9, #0x0                   	// #0
  84:	cmp	w8, #0x8
  88:	str	w9, [sp, #8]
  8c:	b.hi	98 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x98>  // b.pmore
  90:	mov	w8, #0x1                   	// #1
  94:	str	w8, [sp, #8]
  98:	ldr	w8, [sp, #8]
  9c:	tbnz	w8, #0, a4 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0xa4>
  a0:	b	a8 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0xa8>
  a4:	b	c8 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0xc8>
  a8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  ac:	add	x0, x0, #0x0
  b0:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  b4:	add	x1, x1, #0x0
  b8:	mov	w2, #0x102                 	// #258
  bc:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  c0:	add	x3, x3, #0x0
  c4:	bl	0 <__assert_fail>
  c8:	ldur	w8, [x29, #-20]
  cc:	subs	w9, w8, #0x1
  d0:	stur	w9, [x29, #-20]
  d4:	cbz	w8, 14c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x14c>
  d8:	ldur	w8, [x29, #-12]
  dc:	ldur	w9, [x29, #-20]
  e0:	add	w8, w8, w9
  e4:	mov	w10, w8
  e8:	ubfx	x10, x10, #0, #32
  ec:	mov	x11, #0x10                  	// #16
  f0:	mul	x10, x11, x10
  f4:	ldr	x12, [sp, #16]
  f8:	add	x1, x12, x10
  fc:	ldur	w8, [x29, #-16]
 100:	ldur	w9, [x29, #-20]
 104:	add	w8, w8, w9
 108:	mov	w10, w8
 10c:	ubfx	x10, x10, #0, #32
 110:	mul	x10, x11, x10
 114:	add	x0, x12, x10
 118:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
 11c:	ldr	x10, [sp, #16]
 120:	add	x11, x10, #0x80
 124:	ldur	w8, [x29, #-12]
 128:	ldur	w9, [x29, #-20]
 12c:	add	w8, w8, w9
 130:	ldr	x11, [x11, w8, uxtw #3]
 134:	add	x12, x10, #0x80
 138:	ldur	w8, [x29, #-16]
 13c:	ldur	w9, [x29, #-20]
 140:	add	w8, w8, w9
 144:	str	x11, [x12, w8, uxtw #3]
 148:	b	c8 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0xc8>
 14c:	ldp	x29, x30, [sp, #48]
 150:	add	sp, sp, #0x40
 154:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x3, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	w1, [x29, #-20]
  18:	stur	w2, [x29, #-24]
  1c:	str	x4, [sp, #32]
  20:	ldur	x8, [x29, #-16]
  24:	ldur	w9, [x29, #-24]
  28:	mov	w10, #0x0                   	// #0
  2c:	cmp	w9, #0xb
  30:	str	x8, [sp, #24]
  34:	str	w10, [sp, #20]
  38:	b.cs	44 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x44>  // b.hs, b.nlast
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #20]
  44:	ldr	w8, [sp, #20]
  48:	tbnz	w8, #0, 50 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x50>
  4c:	b	54 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x54>
  50:	b	74 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x74>
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x2ee                 	// #750
  68:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	w8, [x29, #-20]
  78:	ldur	w9, [x29, #-24]
  7c:	mov	w10, #0x0                   	// #0
  80:	cmp	w8, w9
  84:	str	w10, [sp, #16]
  88:	b.hi	94 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x94>  // b.pmore
  8c:	mov	w8, #0x1                   	// #1
  90:	str	w8, [sp, #16]
  94:	ldr	w8, [sp, #16]
  98:	tbnz	w8, #0, a0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0xa0>
  9c:	b	a4 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0xa4>
  a0:	b	c4 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0xc4>
  a4:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  a8:	add	x0, x0, #0x0
  ac:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  b0:	add	x1, x1, #0x0
  b4:	mov	w2, #0x2ef                 	// #751
  b8:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  bc:	add	x3, x3, #0x0
  c0:	bl	0 <__assert_fail>
  c4:	ldur	w1, [x29, #-20]
  c8:	ldur	w2, [x29, #-24]
  cc:	ldr	x0, [sp, #24]
  d0:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  d4:	ldur	w1, [x29, #-20]
  d8:	ldr	x0, [sp, #24]
  dc:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  e0:	ldur	x8, [x29, #-8]
  e4:	str	x8, [x0]
  e8:	ldr	x8, [sp, #32]
  ec:	ldur	w1, [x29, #-20]
  f0:	ldr	x0, [sp, #24]
  f4:	str	x8, [sp, #8]
  f8:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  fc:	ldr	x8, [sp, #8]
 100:	str	x8, [x0]
 104:	ldp	x29, x30, [sp, #64]
 108:	add	sp, sp, #0x50
 10c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	mov	w8, #0x1                   	// #1
  10:	sub	x9, x29, #0x8
  14:	sub	x2, x29, #0x14
  18:	sub	x10, x29, #0x20
  1c:	sub	x11, x29, #0x30
  20:	stur	x0, [x29, #-16]
  24:	stur	w1, [x29, #-20]
  28:	ldur	x12, [x29, #-16]
  2c:	stur	w8, [x29, #-24]
  30:	stur	wzr, [x29, #-32]
  34:	mov	x0, x9
  38:	mov	x1, x10
  3c:	str	x11, [sp, #88]
  40:	str	x12, [sp, #80]
  44:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  48:	ldr	x9, [sp, #80]
  4c:	ldr	w8, [x9, #196]
  50:	stur	w8, [x29, #-28]
  54:	stur	wzr, [x29, #-36]
  58:	ldr	x10, [sp, #88]
  5c:	add	x11, x10, #0x8
  60:	str	x11, [sp, #72]
  64:	str	x10, [sp, #64]
  68:	ldr	x8, [sp, #64]
  6c:	mov	x0, x8
  70:	str	x8, [sp, #56]
  74:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  78:	ldr	x8, [sp, #56]
  7c:	add	x9, x8, #0x8
  80:	ldr	x10, [sp, #72]
  84:	cmp	x9, x10
  88:	str	x9, [sp, #64]
  8c:	b.ne	68 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x68>  // b.any
  90:	stur	wzr, [x29, #-52]
  94:	ldur	w8, [x29, #-52]
  98:	cmp	w8, #0x1
  9c:	b.eq	150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x150>  // b.none
  a0:	ldr	x0, [sp, #80]
  a4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  a8:	stur	x0, [x29, #-64]
  ac:	ldur	x0, [x29, #-64]
  b0:	ldr	x8, [sp, #80]
  b4:	str	x0, [sp, #48]
  b8:	mov	x0, x8
  bc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  c0:	ldur	w2, [x29, #-36]
  c4:	ldur	w9, [x29, #-52]
  c8:	mov	w8, w9
  cc:	sub	x10, x29, #0x1c
  d0:	ldr	w4, [x10, x8, lsl #2]
  d4:	ldr	x8, [sp, #48]
  d8:	str	x0, [sp, #40]
  dc:	mov	x0, x8
  e0:	ldr	x1, [sp, #40]
  e4:	mov	w9, wzr
  e8:	mov	w3, w9
  ec:	str	x10, [sp, #32]
  f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  f4:	ldur	x1, [x29, #-64]
  f8:	ldur	w9, [x29, #-52]
  fc:	mov	w8, w9
 100:	ldr	x10, [sp, #32]
 104:	ldr	w2, [x10, x8, lsl #2]
 108:	sub	x0, x29, #0x48
 10c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 110:	ldur	w9, [x29, #-52]
 114:	mov	w8, w9
 118:	sub	x10, x29, #0x30
 11c:	ldur	x11, [x29, #-72]
 120:	str	x11, [x10, x8, lsl #3]
 124:	ldur	w9, [x29, #-52]
 128:	mov	w8, w9
 12c:	ldr	x10, [sp, #32]
 130:	ldr	w9, [x10, x8, lsl #2]
 134:	ldur	w12, [x29, #-36]
 138:	add	w9, w12, w9
 13c:	stur	w9, [x29, #-36]
 140:	ldur	w8, [x29, #-52]
 144:	add	w8, w8, #0x1
 148:	stur	w8, [x29, #-52]
 14c:	b	94 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x94>
 150:	stur	wzr, [x29, #-76]
 154:	ldur	w8, [x29, #-76]
 158:	cmp	w8, #0x1
 15c:	b.eq	1f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x1f4>  // b.none
 160:	ldur	w8, [x29, #-76]
 164:	mov	w9, w8
 168:	mov	x10, #0x8                   	// #8
 16c:	mul	x9, x10, x9
 170:	sub	x10, x29, #0x30
 174:	add	x0, x10, x9
 178:	str	x10, [sp, #24]
 17c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 180:	ldur	w8, [x29, #-76]
 184:	mov	w9, w8
 188:	sub	x10, x29, #0x1c
 18c:	ldr	w8, [x10, x9, lsl #2]
 190:	subs	w1, w8, #0x1
 194:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 198:	ldr	x9, [x0]
 19c:	ldr	x0, [sp, #80]
 1a0:	str	x9, [sp, #16]
 1a4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1a8:	ldur	w1, [x29, #-76]
 1ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1b0:	ldr	x9, [sp, #16]
 1b4:	str	x9, [x0]
 1b8:	ldur	w8, [x29, #-76]
 1bc:	mov	w10, w8
 1c0:	ldr	x0, [sp, #80]
 1c4:	str	x10, [sp, #8]
 1c8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1cc:	ldur	w1, [x29, #-76]
 1d0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 1d4:	ldr	x9, [sp, #24]
 1d8:	ldr	x10, [sp, #8]
 1dc:	ldr	x11, [x9, x10, lsl #3]
 1e0:	str	x11, [x0]
 1e4:	ldur	w8, [x29, #-76]
 1e8:	add	w8, w8, #0x1
 1ec:	stur	w8, [x29, #-76]
 1f0:	b	154 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x154>
 1f4:	mov	w8, #0x1                   	// #1
 1f8:	ldr	x9, [sp, #80]
 1fc:	str	w8, [x9, #196]
 200:	ldr	w8, [x9, #192]
 204:	add	w8, w8, #0x1
 208:	str	w8, [x9, #192]
 20c:	ldur	x0, [x29, #-8]
 210:	ldp	x29, x30, [sp, #176]
 214:	add	sp, sp, #0xc0
 218:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>:
   0:	sub	sp, sp, #0x100
   4:	stp	x29, x30, [sp, #240]
   8:	add	x29, sp, #0xf0
   c:	sub	x8, x29, #0x60
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	ldur	x9, [x29, #-8]
  1c:	add	x10, x9, #0x8
  20:	stur	x10, [x29, #-24]
  24:	stur	wzr, [x29, #-76]
  28:	stur	wzr, [x29, #-80]
  2c:	ldur	x0, [x29, #-24]
  30:	ldur	w1, [x29, #-12]
  34:	str	x8, [sp, #72]
  38:	str	x9, [sp, #64]
  3c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  40:	ldr	w11, [x0]
  44:	stur	w11, [x29, #-84]
  48:	ldur	x0, [x29, #-24]
  4c:	ldur	w1, [x29, #-12]
  50:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  54:	stur	x0, [x29, #-96]
  58:	ldr	x0, [sp, #72]
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  60:	tbnz	w0, #0, 68 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x68>
  64:	b	c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0xc8>
  68:	sub	x8, x29, #0x60
  6c:	mov	x0, x8
  70:	str	x8, [sp, #56]
  74:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  78:	ldur	w9, [x29, #-76]
  7c:	mov	w8, w9
  80:	sub	x10, x29, #0x28
  84:	str	w0, [x10, x8, lsl #2]
  88:	stur	w0, [x29, #-80]
  8c:	ldur	w9, [x29, #-84]
  90:	add	w9, w9, w0
  94:	stur	w9, [x29, #-84]
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  a0:	ldur	w9, [x29, #-76]
  a4:	mov	w8, w9
  a8:	mov	w9, w8
  ac:	add	w9, w9, #0x1
  b0:	stur	w9, [x29, #-76]
  b4:	mov	x10, #0x8                   	// #8
  b8:	mul	x8, x10, x8
  bc:	sub	x10, x29, #0x48
  c0:	add	x8, x10, x8
  c4:	str	x0, [x8]
  c8:	ldur	x0, [x29, #-24]
  cc:	ldur	w1, [x29, #-12]
  d0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  d4:	ldur	w8, [x29, #-76]
  d8:	mov	w9, w8
  dc:	sub	x10, x29, #0x28
  e0:	str	w0, [x10, x9, lsl #2]
  e4:	ldur	w8, [x29, #-80]
  e8:	add	w8, w8, w0
  ec:	stur	w8, [x29, #-80]
  f0:	ldur	x0, [x29, #-24]
  f4:	ldur	w1, [x29, #-12]
  f8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  fc:	ldur	w8, [x29, #-76]
 100:	mov	w9, w8
 104:	mov	w8, w9
 108:	add	w8, w8, #0x1
 10c:	stur	w8, [x29, #-76]
 110:	mov	x10, #0x8                   	// #8
 114:	mul	x9, x10, x9
 118:	sub	x10, x29, #0x48
 11c:	add	x9, x10, x9
 120:	str	x0, [x9]
 124:	ldur	x0, [x29, #-24]
 128:	ldur	w1, [x29, #-12]
 12c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
 130:	sub	x9, x29, #0x68
 134:	stur	x0, [x29, #-104]
 138:	mov	x0, x9
 13c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 140:	tbnz	w0, #0, 148 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x148>
 144:	b	1a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1a4>
 148:	sub	x8, x29, #0x68
 14c:	mov	x0, x8
 150:	str	x8, [sp, #48]
 154:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 158:	ldur	w9, [x29, #-76]
 15c:	mov	w8, w9
 160:	sub	x10, x29, #0x28
 164:	str	w0, [x10, x8, lsl #2]
 168:	ldur	w9, [x29, #-80]
 16c:	add	w9, w9, w0
 170:	stur	w9, [x29, #-80]
 174:	ldr	x0, [sp, #48]
 178:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 17c:	ldur	w9, [x29, #-76]
 180:	mov	w8, w9
 184:	mov	w9, w8
 188:	add	w9, w9, #0x1
 18c:	stur	w9, [x29, #-76]
 190:	mov	x10, #0x8                   	// #8
 194:	mul	x8, x10, x8
 198:	sub	x10, x29, #0x48
 19c:	add	x8, x10, x8
 1a0:	str	x0, [x8]
 1a4:	stur	wzr, [x29, #-108]
 1a8:	ldur	w8, [x29, #-80]
 1ac:	add	w8, w8, #0x1
 1b0:	ldur	w9, [x29, #-76]
 1b4:	mov	w10, #0xc                   	// #12
 1b8:	mul	w9, w9, w10
 1bc:	cmp	w8, w9
 1c0:	b.ls	288 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x288>  // b.plast
 1c4:	ldur	w8, [x29, #-76]
 1c8:	cmp	w8, #0x1
 1cc:	b.ne	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1dc>  // b.any
 1d0:	mov	w8, #0x1                   	// #1
 1d4:	str	w8, [sp, #44]
 1d8:	b	1e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1e8>
 1dc:	ldur	w8, [x29, #-76]
 1e0:	subs	w8, w8, #0x1
 1e4:	str	w8, [sp, #44]
 1e8:	ldr	w8, [sp, #44]
 1ec:	stur	w8, [x29, #-108]
 1f0:	ldur	w8, [x29, #-108]
 1f4:	mov	w9, w8
 1f8:	sub	x10, x29, #0x28
 1fc:	ldr	w8, [x10, x9, lsl #2]
 200:	ldur	w11, [x29, #-76]
 204:	mov	w9, w11
 208:	str	w8, [x10, x9, lsl #2]
 20c:	ldur	w8, [x29, #-108]
 210:	mov	w9, w8
 214:	mov	x12, #0x8                   	// #8
 218:	mul	x9, x12, x9
 21c:	sub	x13, x29, #0x48
 220:	add	x9, x13, x9
 224:	ldr	x9, [x9]
 228:	ldur	w8, [x29, #-76]
 22c:	mov	w14, w8
 230:	mul	x14, x12, x14
 234:	add	x14, x13, x14
 238:	str	x9, [x14]
 23c:	ldur	w8, [x29, #-108]
 240:	mov	w9, w8
 244:	mov	w8, wzr
 248:	str	w8, [x10, x9, lsl #2]
 24c:	ldr	x9, [sp, #64]
 250:	ldr	x0, [x9]
 254:	str	x12, [sp, #32]
 258:	str	x13, [sp, #24]
 25c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 260:	ldur	w8, [x29, #-108]
 264:	mov	w9, w8
 268:	ldr	x10, [sp, #32]
 26c:	mul	x9, x10, x9
 270:	ldr	x12, [sp, #24]
 274:	add	x9, x12, x9
 278:	str	x0, [x9]
 27c:	ldur	w8, [x29, #-76]
 280:	add	w8, w8, #0x1
 284:	stur	w8, [x29, #-76]
 288:	ldur	w0, [x29, #-76]
 28c:	ldur	w1, [x29, #-80]
 290:	ldur	w5, [x29, #-84]
 294:	mov	w2, #0xc                   	// #12
 298:	sub	x8, x29, #0x28
 29c:	mov	x3, x8
 2a0:	add	x9, sp, #0x74
 2a4:	mov	x4, x9
 2a8:	mov	w10, #0x1                   	// #1
 2ac:	and	w6, w10, #0x1
 2b0:	str	x8, [sp, #16]
 2b4:	str	x9, [sp, #8]
 2b8:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 2bc:	stur	x0, [sp, #108]
 2c0:	ldur	w1, [x29, #-76]
 2c4:	sub	x0, x29, #0x48
 2c8:	ldr	x2, [sp, #16]
 2cc:	ldr	x3, [sp, #8]
 2d0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2d4:	sub	x0, x29, #0x60
 2d8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2dc:	tbnz	w0, #0, 2e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2e4>
 2e0:	b	2f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2f0>
 2e4:	ldur	x0, [x29, #-24]
 2e8:	ldur	w1, [x29, #-12]
 2ec:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 2f0:	mov	w8, #0x0                   	// #0
 2f4:	strb	w8, [sp, #107]
 2f8:	str	wzr, [sp, #100]
 2fc:	ldr	w8, [sp, #100]
 300:	mov	w9, w8
 304:	mov	x10, #0x8                   	// #8
 308:	mul	x9, x10, x9
 30c:	sub	x10, x29, #0x48
 310:	add	x9, x10, x9
 314:	ldr	x0, [x9]
 318:	ldr	w8, [sp, #100]
 31c:	mov	w9, w8
 320:	add	x10, sp, #0x74
 324:	ldr	w8, [x10, x9, lsl #2]
 328:	subs	w1, w8, #0x1
 32c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 330:	ldr	x9, [x0]
 334:	str	x9, [sp, #88]
 338:	ldur	w8, [x29, #-108]
 33c:	cbz	w8, 3c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3c8>
 340:	ldr	w8, [sp, #100]
 344:	ldur	w9, [x29, #-108]
 348:	cmp	w8, w9
 34c:	b.ne	3c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3c8>  // b.any
 350:	ldur	w1, [x29, #-12]
 354:	ldr	w8, [sp, #100]
 358:	mov	w9, w8
 35c:	mov	x10, #0x8                   	// #8
 360:	mul	x9, x10, x9
 364:	sub	x10, x29, #0x48
 368:	add	x9, x10, x9
 36c:	ldr	x9, [x9]
 370:	ldr	w8, [sp, #100]
 374:	mov	w10, w8
 378:	add	x11, sp, #0x74
 37c:	ldr	w2, [x11, x10, lsl #2]
 380:	add	x0, sp, #0x50
 384:	str	w1, [sp, #4]
 388:	mov	x1, x9
 38c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 390:	ldr	x3, [sp, #88]
 394:	ldr	x2, [sp, #80]
 398:	ldr	x0, [sp, #64]
 39c:	ldr	w1, [sp, #4]
 3a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3a4:	mov	w8, #0x1                   	// #1
 3a8:	and	w8, w0, w8
 3ac:	strb	w8, [sp, #107]
 3b0:	ldrb	w8, [sp, #107]
 3b4:	and	w8, w8, #0x1
 3b8:	ldur	w12, [x29, #-12]
 3bc:	add	w8, w12, w8
 3c0:	stur	w8, [x29, #-12]
 3c4:	b	3f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3f4>
 3c8:	ldur	x0, [x29, #-24]
 3cc:	ldur	w1, [x29, #-12]
 3d0:	ldr	w8, [sp, #100]
 3d4:	mov	w9, w8
 3d8:	add	x10, sp, #0x74
 3dc:	ldr	w2, [x10, x9, lsl #2]
 3e0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3e4:	ldur	w1, [x29, #-12]
 3e8:	ldr	x2, [sp, #88]
 3ec:	ldr	x0, [sp, #64]
 3f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3f4:	ldr	w8, [sp, #100]
 3f8:	add	w8, w8, #0x1
 3fc:	ldur	w9, [x29, #-76]
 400:	cmp	w8, w9
 404:	b.ne	40c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x40c>  // b.any
 408:	b	428 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x428>
 40c:	ldur	x0, [x29, #-24]
 410:	ldur	w1, [x29, #-12]
 414:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 418:	ldr	w8, [sp, #100]
 41c:	add	w8, w8, #0x1
 420:	str	w8, [sp, #100]
 424:	b	2fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2fc>
 428:	ldr	w8, [sp, #100]
 42c:	ldr	w9, [sp, #108]
 430:	cmp	w8, w9
 434:	b.eq	454 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x454>  // b.none
 438:	ldur	x0, [x29, #-24]
 43c:	ldur	w1, [x29, #-12]
 440:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 444:	ldr	w8, [sp, #100]
 448:	subs	w8, w8, #0x1
 44c:	str	w8, [sp, #100]
 450:	b	428 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x428>
 454:	ldr	w8, [sp, #112]
 458:	ldur	x0, [x29, #-24]
 45c:	ldur	w1, [x29, #-12]
 460:	str	w8, [sp]
 464:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 468:	ldr	w8, [sp]
 46c:	str	w8, [x0]
 470:	ldrb	w9, [sp, #107]
 474:	and	w0, w9, #0x1
 478:	ldp	x29, x30, [sp, #240]
 47c:	add	sp, sp, #0x100
 480:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x3, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	w1, [x29, #-20]
  18:	stur	w2, [x29, #-24]
  1c:	str	x4, [sp, #32]
  20:	ldur	x8, [x29, #-16]
  24:	ldur	w9, [x29, #-24]
  28:	mov	w10, #0x0                   	// #0
  2c:	cmp	w9, #0xc
  30:	str	x8, [sp, #24]
  34:	str	w10, [sp, #20]
  38:	b.cs	44 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x44>  // b.hs, b.nlast
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #20]
  44:	ldr	w8, [sp, #20]
  48:	tbnz	w8, #0, 50 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x50>
  4c:	b	54 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x54>
  50:	b	74 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x74>
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x2ee                 	// #750
  68:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	w8, [x29, #-20]
  78:	ldur	w9, [x29, #-24]
  7c:	mov	w10, #0x0                   	// #0
  80:	cmp	w8, w9
  84:	str	w10, [sp, #16]
  88:	b.hi	94 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x94>  // b.pmore
  8c:	mov	w8, #0x1                   	// #1
  90:	str	w8, [sp, #16]
  94:	ldr	w8, [sp, #16]
  98:	tbnz	w8, #0, a0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0xa0>
  9c:	b	a4 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0xa4>
  a0:	b	c4 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0xc4>
  a4:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  a8:	add	x0, x0, #0x0
  ac:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  b0:	add	x1, x1, #0x0
  b4:	mov	w2, #0x2ef                 	// #751
  b8:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  bc:	add	x3, x3, #0x0
  c0:	bl	0 <__assert_fail>
  c4:	ldur	w1, [x29, #-20]
  c8:	ldur	w2, [x29, #-24]
  cc:	ldr	x0, [sp, #24]
  d0:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  d4:	ldur	w1, [x29, #-20]
  d8:	ldr	x0, [sp, #24]
  dc:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  e0:	ldur	x8, [x29, #-8]
  e4:	str	x8, [x0]
  e8:	ldr	x8, [sp, #32]
  ec:	ldur	w1, [x29, #-20]
  f0:	ldr	x0, [sp, #24]
  f4:	str	x8, [sp, #8]
  f8:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  fc:	ldr	x8, [sp, #8]
 100:	str	x8, [x0]
 104:	ldp	x29, x30, [sp, #64]
 108:	add	sp, sp, #0x50
 10c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5shiftEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5shiftEjj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	str	w2, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w1, [sp, #4]
  20:	ldr	w8, [sp, #4]
  24:	add	w2, w8, #0x1
  28:	ldr	w8, [sp]
  2c:	ldr	w9, [sp, #4]
  30:	subs	w3, w8, w9
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5shiftEjj>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE7subtreeEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE7subtreeEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	mov	w10, w9
  18:	mov	x11, #0x8                   	// #8
  1c:	mul	x10, x11, x10
  20:	add	x0, x8, x10
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	w2, [x29, #-16]
  18:	stur	w3, [x29, #-20]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	w9, [x29, #-12]
  24:	ldur	w10, [x29, #-16]
  28:	mov	w11, #0x0                   	// #0
  2c:	cmp	w9, w10
  30:	str	x8, [sp, #16]
  34:	str	w11, [sp, #12]
  38:	b.hi	44 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x44>  // b.pmore
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x50>
  4c:	b	54 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x54>
  50:	b	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x74>
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x101                 	// #257
  68:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	w8, [x29, #-16]
  78:	ldur	w9, [x29, #-20]
  7c:	add	w8, w8, w9
  80:	mov	w9, #0x0                   	// #0
  84:	cmp	w8, #0xb
  88:	str	w9, [sp, #8]
  8c:	b.hi	98 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x98>  // b.pmore
  90:	mov	w8, #0x1                   	// #1
  94:	str	w8, [sp, #8]
  98:	ldr	w8, [sp, #8]
  9c:	tbnz	w8, #0, a4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0xa4>
  a0:	b	a8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0xa8>
  a4:	b	c8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0xc8>
  a8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  ac:	add	x0, x0, #0x0
  b0:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  b4:	add	x1, x1, #0x0
  b8:	mov	w2, #0x102                 	// #258
  bc:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  c0:	add	x3, x3, #0x0
  c4:	bl	0 <__assert_fail>
  c8:	ldur	w8, [x29, #-20]
  cc:	subs	w9, w8, #0x1
  d0:	stur	w9, [x29, #-20]
  d4:	cbz	w8, 128 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x128>
  d8:	ldur	w8, [x29, #-12]
  dc:	ldur	w9, [x29, #-20]
  e0:	add	w8, w8, w9
  e4:	ldur	w9, [x29, #-16]
  e8:	ldur	w10, [x29, #-20]
  ec:	add	w9, w9, w10
  f0:	ldr	x11, [sp, #16]
  f4:	ldr	x12, [x11, w8, uxtw #3]
  f8:	str	x12, [x11, w9, uxtw #3]
  fc:	add	x12, x11, #0x58
 100:	ldur	w8, [x29, #-12]
 104:	ldur	w9, [x29, #-20]
 108:	add	w8, w8, w9
 10c:	ldr	x12, [x12, w8, uxtw #3]
 110:	add	x13, x11, #0x58
 114:	ldur	w8, [x29, #-16]
 118:	ldur	w9, [x29, #-20]
 11c:	add	w8, w8, w9
 120:	str	x12, [x13, w8, uxtw #3]
 124:	b	c8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0xc8>
 128:	ldp	x29, x30, [sp, #48]
 12c:	add	sp, sp, #0x40
 130:	ret

Disassembly of section .text._ZNSt4pairIjjEC2IiRjLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjjEC2IiRjLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIjjEC2IiRjLb1EEEOT_OT0_>
  28:	ldr	w9, [x0]
  2c:	ldr	x8, [sp]
  30:	str	w9, [x8]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIjjEC2IiRjLb1EEEOT_OT0_>
  3c:	ldr	w9, [x0]
  40:	ldr	x8, [sp]
  44:	str	w9, [x8, #4]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRefC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRefC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15IntervalMapImpl7NodeRefC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEPT_v:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEPT_v>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x2, #0xc0                  	// #192
  10:	stur	x0, [x29, #-8]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [x8, #200]
  1c:	str	x2, [sp, #16]
  20:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEPT_v>
  24:	str	x0, [sp, #8]
  28:	mov	w9, wzr
  2c:	mov	w1, w9
  30:	ldr	x2, [sp, #16]
  34:	bl	0 <memset>
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEPT_v>
  40:	ldr	x0, [sp, #8]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	w2, [x29, #-20]
  18:	str	w3, [sp, #24]
  1c:	str	w4, [sp, #20]
  20:	ldur	x8, [x29, #-8]
  24:	ldur	w9, [x29, #-20]
  28:	ldr	w10, [sp, #20]
  2c:	add	w9, w9, w10
  30:	mov	w10, #0x0                   	// #0
  34:	cmp	w9, #0xb
  38:	str	x8, [sp, #8]
  3c:	str	w10, [sp, #4]
  40:	b.hi	4c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x4c>  // b.pmore
  44:	mov	w8, #0x1                   	// #1
  48:	str	w8, [sp, #4]
  4c:	ldr	w8, [sp, #4]
  50:	tbnz	w8, #0, 58 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x58>
  54:	b	5c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x5c>
  58:	b	7c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x7c>
  5c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  60:	add	x0, x0, #0x0
  64:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  68:	add	x1, x1, #0x0
  6c:	mov	w2, #0xeb                  	// #235
  70:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  74:	add	x3, x3, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	w8, [sp, #24]
  80:	ldr	w9, [sp, #20]
  84:	add	w8, w8, w9
  88:	mov	w9, #0x0                   	// #0
  8c:	cmp	w8, #0xc
  90:	str	w9, [sp]
  94:	b.hi	a0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xa0>  // b.pmore
  98:	mov	w8, #0x1                   	// #1
  9c:	str	w8, [sp]
  a0:	ldr	w8, [sp]
  a4:	tbnz	w8, #0, ac <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xac>
  a8:	b	b0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xb0>
  ac:	b	d0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xd0>
  b0:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  b4:	add	x0, x0, #0x0
  b8:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  bc:	add	x1, x1, #0x0
  c0:	mov	w2, #0xec                  	// #236
  c4:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  c8:	add	x3, x3, #0x0
  cc:	bl	0 <__assert_fail>
  d0:	ldur	w8, [x29, #-20]
  d4:	ldr	w9, [sp, #20]
  d8:	add	w8, w8, w9
  dc:	str	w8, [sp, #16]
  e0:	ldur	w8, [x29, #-20]
  e4:	ldr	w9, [sp, #16]
  e8:	cmp	w8, w9
  ec:	b.eq	150 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x150>  // b.none
  f0:	ldur	x8, [x29, #-16]
  f4:	ldur	w9, [x29, #-20]
  f8:	mov	w10, w9
  fc:	ldr	w9, [sp, #24]
 100:	mov	w11, w9
 104:	ldr	x8, [x8, x10, lsl #3]
 108:	ldr	x10, [sp, #8]
 10c:	str	x8, [x10, x11, lsl #3]
 110:	ldur	x8, [x29, #-16]
 114:	add	x8, x8, #0x58
 118:	ldur	w9, [x29, #-20]
 11c:	mov	w11, w9
 120:	ldr	x8, [x8, x11, lsl #3]
 124:	add	x11, x10, #0x60
 128:	ldr	w9, [sp, #24]
 12c:	mov	w12, w9
 130:	str	x8, [x11, x12, lsl #3]
 134:	ldur	w8, [x29, #-20]
 138:	add	w8, w8, #0x1
 13c:	stur	w8, [x29, #-20]
 140:	ldr	w8, [sp, #24]
 144:	add	w8, w8, #0x1
 148:	str	w8, [sp, #24]
 14c:	b	e0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0xe0>
 150:	ldp	x29, x30, [sp, #48]
 154:	add	sp, sp, #0x40
 158:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	w8, [sp, #12]
  24:	subs	w2, w8, #0x1
  28:	bl	0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  2c:	ldr	w8, [sp, #12]
  30:	mov	w9, #0x0                   	// #0
  34:	cmp	w8, #0xc
  38:	str	w9, [sp, #8]
  3c:	b.hi	48 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x48>  // b.pmore
  40:	mov	w8, #0x1                   	// #1
  44:	str	w8, [sp, #8]
  48:	ldr	w8, [sp, #8]
  4c:	tbnz	w8, #0, 54 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x54>
  50:	b	58 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x58>
  54:	b	78 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x78>
  58:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  5c:	add	x0, x0, #0x0
  60:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  64:	add	x1, x1, #0x0
  68:	mov	w2, #0x1fc                 	// #508
  6c:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  70:	add	x3, x3, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEEC2Ev:

0000000000000000 <_ZN4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	xzr, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v:

0000000000000000 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x1, x8, #0x8
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8]
  1c:	str	x8, [sp, #8]
  20:	cbz	x9, 34 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>
  2c:	str	x0, [sp]
  30:	b	48 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_+0x48>
  34:	ldr	x0, [sp, #16]
  38:	mov	x1, #0xc0                  	// #192
  3c:	mov	x2, #0x40                  	// #64
  40:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>
  44:	str	x0, [sp]
  48:	ldr	x8, [sp]
  4c:	mov	x0, x8
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EEC2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	add	x9, x8, #0x60
  18:	str	x9, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	mov	x0, x8
  28:	str	x8, [sp]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EEC2Ev>
  30:	ldr	x8, [sp]
  34:	add	x9, x8, #0x8
  38:	ldr	x10, [sp, #16]
  3c:	cmp	x9, x10
  40:	str	x9, [sp, #8]
  44:	b.ne	20 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EEC2Ev+0x20>  // b.any
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEEC2ES1_j:

0000000000000000 <_ZN4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEEC2ES1_j>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x8, [x29, #-8]
  1c:	str	xzr, [x8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	w2, [sp, #12]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEEC2ES1_j>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j:

0000000000000000 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	w2, [sp, #12]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	mov	x0, x8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  30:	ldr	w10, [sp, #12]
  34:	mov	w1, w10
  38:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  3c:	ldr	x8, [sp]
  40:	str	x0, [x8]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	and	x8, x8, #0xffffffffffffffc0
  24:	mov	w9, #0x0                   	// #0
  28:	str	w9, [sp, #4]
  2c:	cbnz	x8, 38 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll+0x44>
  40:	b	48 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll+0x48>
  44:	b	68 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll+0x68>
  48:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0xba                  	// #186
  5c:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldur	x8, [x29, #-8]
  6c:	and	x8, x8, #0xffffffffffffffc0
  70:	ldr	x9, [sp, #8]
  74:	orr	x0, x8, x9
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	and	x8, x8, #0x3f
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #4]
  30:	cbnz	x8, 3c <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_+0x48>
  44:	b	4c <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_+0x4c>
  48:	b	6c <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xb3                  	// #179
  60:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldur	x9, [x29, #-8]
  74:	and	x9, x9, #0x3f
  78:	orr	x0, x8, x9
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRef25CacheAlignedPointerTraits16getAsVoidPointerEPv:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRef25CacheAlignedPointerTraits16getAsVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	w8, [x29, #-12]
  20:	subs	w8, w8, #0x1
  24:	stur	w8, [x29, #-36]
  28:	ldur	w8, [x29, #-36]
  2c:	cbz	w8, 168 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x168>
  30:	ldur	x8, [x29, #-24]
  34:	ldursw	x9, [x29, #-36]
  38:	ldr	w10, [x8, x9, lsl #2]
  3c:	ldur	x8, [x29, #-32]
  40:	ldursw	x9, [x29, #-36]
  44:	ldr	w11, [x8, x9, lsl #2]
  48:	cmp	w10, w11
  4c:	b.ne	54 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x54>  // b.any
  50:	b	158 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x158>
  54:	ldur	w8, [x29, #-36]
  58:	subs	w8, w8, #0x1
  5c:	stur	w8, [x29, #-40]
  60:	ldur	w8, [x29, #-40]
  64:	mov	w9, #0xffffffff            	// #-1
  68:	cmp	w8, w9
  6c:	b.eq	158 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x158>  // b.none
  70:	ldur	x8, [x29, #-8]
  74:	ldursw	x9, [x29, #-36]
  78:	mov	x10, #0x8                   	// #8
  7c:	mul	x9, x10, x9
  80:	add	x8, x8, x9
  84:	ldr	x0, [x8]
  88:	ldur	x8, [x29, #-24]
  8c:	ldursw	x9, [x29, #-36]
  90:	mov	x11, #0x4                   	// #4
  94:	ldr	w1, [x8, x9, lsl #2]
  98:	ldur	x8, [x29, #-8]
  9c:	ldursw	x9, [x29, #-40]
  a0:	mul	x9, x10, x9
  a4:	add	x8, x8, x9
  a8:	ldr	x2, [x8]
  ac:	ldur	x8, [x29, #-24]
  b0:	ldursw	x9, [x29, #-40]
  b4:	ldr	w3, [x8, x9, lsl #2]
  b8:	ldur	x8, [x29, #-32]
  bc:	ldursw	x9, [x29, #-36]
  c0:	ldr	w12, [x8, x9, lsl #2]
  c4:	ldur	x8, [x29, #-24]
  c8:	ldursw	x9, [x29, #-36]
  cc:	ldr	w13, [x8, x9, lsl #2]
  d0:	subs	w4, w12, w13
  d4:	str	x11, [sp, #24]
  d8:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
  dc:	stur	w0, [x29, #-44]
  e0:	ldur	w12, [x29, #-44]
  e4:	ldur	x8, [x29, #-24]
  e8:	ldursw	x9, [x29, #-40]
  ec:	ldr	x10, [sp, #24]
  f0:	mul	x9, x10, x9
  f4:	add	x8, x8, x9
  f8:	ldr	w13, [x8]
  fc:	subs	w12, w13, w12
 100:	str	w12, [x8]
 104:	ldur	w12, [x29, #-44]
 108:	ldur	x8, [x29, #-24]
 10c:	ldursw	x9, [x29, #-36]
 110:	mul	x9, x10, x9
 114:	add	x8, x8, x9
 118:	ldr	w13, [x8]
 11c:	add	w12, w13, w12
 120:	str	w12, [x8]
 124:	ldur	x8, [x29, #-24]
 128:	ldursw	x9, [x29, #-36]
 12c:	ldr	w12, [x8, x9, lsl #2]
 130:	ldur	x8, [x29, #-32]
 134:	ldursw	x9, [x29, #-36]
 138:	ldr	w13, [x8, x9, lsl #2]
 13c:	cmp	w12, w13
 140:	b.cc	148 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x148>  // b.lo, b.ul, b.last
 144:	b	158 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x158>
 148:	ldur	w8, [x29, #-40]
 14c:	subs	w8, w8, #0x1
 150:	stur	w8, [x29, #-40]
 154:	b	60 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x60>
 158:	ldur	w8, [x29, #-36]
 15c:	subs	w8, w8, #0x1
 160:	stur	w8, [x29, #-36]
 164:	b	28 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x28>
 168:	ldur	w8, [x29, #-12]
 16c:	cbnz	w8, 174 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x174>
 170:	b	380 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x380>
 174:	str	wzr, [sp, #48]
 178:	ldr	w8, [sp, #48]
 17c:	ldur	w9, [x29, #-12]
 180:	subs	w9, w9, #0x1
 184:	cmp	w8, w9
 188:	b.eq	2f4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2f4>  // b.none
 18c:	ldur	x8, [x29, #-24]
 190:	ldr	w9, [sp, #48]
 194:	mov	w10, w9
 198:	ldr	w9, [x8, x10, lsl #2]
 19c:	ldur	x8, [x29, #-32]
 1a0:	ldr	w11, [sp, #48]
 1a4:	mov	w10, w11
 1a8:	ldr	w11, [x8, x10, lsl #2]
 1ac:	cmp	w9, w11
 1b0:	b.ne	1b8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1b8>  // b.any
 1b4:	b	2e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2e4>
 1b8:	ldr	w8, [sp, #48]
 1bc:	add	w8, w8, #0x1
 1c0:	str	w8, [sp, #44]
 1c4:	ldr	w8, [sp, #44]
 1c8:	ldur	w9, [x29, #-12]
 1cc:	cmp	w8, w9
 1d0:	b.eq	2e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2e4>  // b.none
 1d4:	ldur	x8, [x29, #-8]
 1d8:	ldr	w9, [sp, #44]
 1dc:	mov	w10, w9
 1e0:	mov	x11, #0x8                   	// #8
 1e4:	mul	x10, x11, x10
 1e8:	add	x8, x8, x10
 1ec:	ldr	x0, [x8]
 1f0:	ldur	x8, [x29, #-24]
 1f4:	ldr	w9, [sp, #44]
 1f8:	mov	w10, w9
 1fc:	mov	x12, #0x4                   	// #4
 200:	ldr	w1, [x8, x10, lsl #2]
 204:	ldur	x8, [x29, #-8]
 208:	ldr	w9, [sp, #48]
 20c:	mov	w10, w9
 210:	mul	x10, x11, x10
 214:	add	x8, x8, x10
 218:	ldr	x2, [x8]
 21c:	ldur	x8, [x29, #-24]
 220:	ldr	w9, [sp, #48]
 224:	mov	w10, w9
 228:	ldr	w3, [x8, x10, lsl #2]
 22c:	ldur	x8, [x29, #-24]
 230:	ldr	w9, [sp, #48]
 234:	mov	w10, w9
 238:	ldr	w9, [x8, x10, lsl #2]
 23c:	ldur	x8, [x29, #-32]
 240:	ldr	w13, [sp, #48]
 244:	mov	w10, w13
 248:	ldr	w13, [x8, x10, lsl #2]
 24c:	subs	w4, w9, w13
 250:	str	x12, [sp, #16]
 254:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 258:	str	w0, [sp, #40]
 25c:	ldr	w9, [sp, #40]
 260:	ldur	x8, [x29, #-24]
 264:	ldr	w13, [sp, #44]
 268:	mov	w10, w13
 26c:	ldr	x11, [sp, #16]
 270:	mul	x10, x11, x10
 274:	add	x8, x8, x10
 278:	ldr	w13, [x8]
 27c:	add	w9, w13, w9
 280:	str	w9, [x8]
 284:	ldr	w9, [sp, #40]
 288:	ldur	x8, [x29, #-24]
 28c:	ldr	w13, [sp, #48]
 290:	mov	w10, w13
 294:	mul	x10, x11, x10
 298:	add	x8, x8, x10
 29c:	ldr	w13, [x8]
 2a0:	subs	w9, w13, w9
 2a4:	str	w9, [x8]
 2a8:	ldur	x8, [x29, #-24]
 2ac:	ldr	w9, [sp, #48]
 2b0:	mov	w10, w9
 2b4:	ldr	w9, [x8, x10, lsl #2]
 2b8:	ldur	x8, [x29, #-32]
 2bc:	ldr	w13, [sp, #48]
 2c0:	mov	w10, w13
 2c4:	ldr	w13, [x8, x10, lsl #2]
 2c8:	cmp	w9, w13
 2cc:	b.cc	2d4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2d4>  // b.lo, b.ul, b.last
 2d0:	b	2e4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2e4>
 2d4:	ldr	w8, [sp, #44]
 2d8:	add	w8, w8, #0x1
 2dc:	str	w8, [sp, #44]
 2e0:	b	1c4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1c4>
 2e4:	ldr	w8, [sp, #48]
 2e8:	add	w8, w8, #0x1
 2ec:	str	w8, [sp, #48]
 2f0:	b	178 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x178>
 2f4:	str	wzr, [sp, #36]
 2f8:	ldr	w8, [sp, #36]
 2fc:	ldur	w9, [x29, #-12]
 300:	cmp	w8, w9
 304:	b.eq	380 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x380>  // b.none
 308:	ldur	x8, [x29, #-24]
 30c:	ldr	w9, [sp, #36]
 310:	mov	w10, w9
 314:	ldr	w9, [x8, x10, lsl #2]
 318:	ldur	x8, [x29, #-32]
 31c:	ldr	w11, [sp, #36]
 320:	mov	w10, w11
 324:	ldr	w11, [x8, x10, lsl #2]
 328:	mov	w12, #0x0                   	// #0
 32c:	cmp	w9, w11
 330:	str	w12, [sp, #12]
 334:	b.ne	340 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x340>  // b.any
 338:	mov	w8, #0x1                   	// #1
 33c:	str	w8, [sp, #12]
 340:	ldr	w8, [sp, #12]
 344:	tbnz	w8, #0, 34c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x34c>
 348:	b	350 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x350>
 34c:	b	370 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x370>
 350:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 354:	add	x0, x0, #0x0
 358:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 35c:	add	x1, x1, #0x0
 360:	mov	w2, #0x176                 	// #374
 364:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 368:	add	x3, x3, #0x0
 36c:	bl	0 <__assert_fail>
 370:	ldr	w8, [sp, #36]
 374:	add	w8, w8, #0x1
 378:	str	w8, [sp, #36]
 37c:	b	2f8 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x2f8>
 380:	ldp	x29, x30, [sp, #96]
 384:	add	sp, sp, #0x70
 388:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	stur	x2, [x29, #-32]
  18:	stur	w3, [x29, #-36]
  1c:	str	w4, [sp, #40]
  20:	ldur	x8, [x29, #-16]
  24:	ldr	w9, [sp, #40]
  28:	cmp	w9, #0x0
  2c:	cset	w9, le
  30:	str	x8, [sp, #8]
  34:	tbnz	w9, #0, 90 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x90>
  38:	ldr	w8, [sp, #40]
  3c:	add	x0, sp, #0x20
  40:	str	w8, [sp, #32]
  44:	sub	x1, x29, #0x24
  48:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  4c:	ldur	w8, [x29, #-20]
  50:	mov	w9, #0xc                   	// #12
  54:	subs	w8, w9, w8
  58:	add	x1, sp, #0x1c
  5c:	str	w8, [sp, #28]
  60:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  64:	ldr	w8, [x0]
  68:	str	w8, [sp, #36]
  6c:	ldur	x0, [x29, #-32]
  70:	ldur	w1, [x29, #-36]
  74:	ldur	w3, [x29, #-20]
  78:	ldr	w4, [sp, #36]
  7c:	ldr	x2, [sp, #8]
  80:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  84:	ldr	w8, [sp, #36]
  88:	stur	w8, [x29, #-4]
  8c:	b	f8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0xf8>
  90:	ldr	w8, [sp, #40]
  94:	mov	w9, wzr
  98:	subs	w8, w9, w8
  9c:	add	x0, sp, #0x14
  a0:	str	w8, [sp, #20]
  a4:	sub	x1, x29, #0x14
  a8:	str	w9, [sp, #4]
  ac:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  b0:	ldur	w8, [x29, #-36]
  b4:	mov	w9, #0xc                   	// #12
  b8:	subs	w8, w9, w8
  bc:	add	x1, sp, #0x10
  c0:	str	w8, [sp, #16]
  c4:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  c8:	ldr	w8, [x0]
  cc:	str	w8, [sp, #24]
  d0:	ldur	w1, [x29, #-20]
  d4:	ldur	x2, [x29, #-32]
  d8:	ldur	w3, [x29, #-36]
  dc:	ldr	w4, [sp, #24]
  e0:	ldr	x0, [sp, #8]
  e4:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  e8:	ldr	w8, [sp, #24]
  ec:	ldr	w9, [sp, #4]
  f0:	subs	w8, w9, w8
  f4:	stur	w8, [x29, #-4]
  f8:	ldur	w0, [x29, #-4]
  fc:	ldp	x29, x30, [sp, #80]
 100:	add	sp, sp, #0x60
 104:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	str	x2, [sp, #24]
  1c:	str	w3, [sp, #20]
  20:	str	w4, [sp, #16]
  24:	ldur	x1, [x29, #-8]
  28:	ldr	x0, [sp, #24]
  2c:	ldr	w2, [sp, #16]
  30:	ldr	w3, [sp, #20]
  34:	str	x1, [sp, #8]
  38:	mov	w1, w8
  3c:	str	w8, [sp, #4]
  40:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
  44:	ldr	x0, [sp, #24]
  48:	ldur	w8, [x29, #-12]
  4c:	ldr	w9, [sp, #16]
  50:	subs	w2, w8, w9
  54:	ldr	w4, [sp, #16]
  58:	ldr	x1, [sp, #8]
  5c:	ldr	w3, [sp, #4]
  60:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17transferToLeftSibEjRS3_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17transferToLeftSibEjRS3_jj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	str	x2, [sp, #24]
  1c:	str	w3, [sp, #20]
  20:	str	w4, [sp, #16]
  24:	ldur	x9, [x29, #-8]
  28:	ldr	x0, [sp, #24]
  2c:	ldr	w3, [sp, #20]
  30:	ldr	w4, [sp, #16]
  34:	mov	x1, x9
  38:	mov	w2, w8
  3c:	str	w8, [sp, #12]
  40:	str	x9, [sp]
  44:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17transferToLeftSibEjRS3_jj>
  48:	ldr	w2, [sp, #16]
  4c:	ldur	w3, [x29, #-12]
  50:	ldr	x0, [sp]
  54:	ldr	w1, [sp, #12]
  58:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17transferToLeftSibEjRS3_jj>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	stur	w2, [x29, #-16]
  18:	stur	w3, [x29, #-20]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	w9, [x29, #-12]
  24:	ldur	w10, [x29, #-16]
  28:	mov	w11, #0x0                   	// #0
  2c:	cmp	w9, w10
  30:	str	x8, [sp, #16]
  34:	str	w11, [sp, #12]
  38:	b.hi	44 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x44>  // b.pmore
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x50>
  4c:	b	54 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x54>
  50:	b	74 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x74>
  54:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x101                 	// #257
  68:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldur	w8, [x29, #-16]
  78:	ldur	w9, [x29, #-20]
  7c:	add	w8, w8, w9
  80:	mov	w9, #0x0                   	// #0
  84:	cmp	w8, #0xc
  88:	str	w9, [sp, #8]
  8c:	b.hi	98 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x98>  // b.pmore
  90:	mov	w8, #0x1                   	// #1
  94:	str	w8, [sp, #8]
  98:	ldr	w8, [sp, #8]
  9c:	tbnz	w8, #0, a4 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0xa4>
  a0:	b	a8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0xa8>
  a4:	b	c8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0xc8>
  a8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  ac:	add	x0, x0, #0x0
  b0:	adrp	x1, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  b4:	add	x1, x1, #0x0
  b8:	mov	w2, #0x102                 	// #258
  bc:	adrp	x3, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  c0:	add	x3, x3, #0x0
  c4:	bl	0 <__assert_fail>
  c8:	ldur	w8, [x29, #-20]
  cc:	subs	w9, w8, #0x1
  d0:	stur	w9, [x29, #-20]
  d4:	cbz	w8, 128 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x128>
  d8:	ldur	w8, [x29, #-12]
  dc:	ldur	w9, [x29, #-20]
  e0:	add	w8, w8, w9
  e4:	ldur	w9, [x29, #-16]
  e8:	ldur	w10, [x29, #-20]
  ec:	add	w9, w9, w10
  f0:	ldr	x11, [sp, #16]
  f4:	ldr	x12, [x11, w8, uxtw #3]
  f8:	str	x12, [x11, w9, uxtw #3]
  fc:	add	x12, x11, #0x60
 100:	ldur	w8, [x29, #-12]
 104:	ldur	w9, [x29, #-20]
 108:	add	w8, w8, w9
 10c:	ldr	x12, [x12, w8, uxtw #3]
 110:	add	x13, x11, #0x60
 114:	ldur	w8, [x29, #-16]
 118:	ldur	w9, [x29, #-20]
 11c:	add	w8, w8, w9
 120:	str	x12, [x13, w8, uxtw #3]
 124:	b	c8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0xc8>
 128:	ldp	x29, x30, [sp, #48]
 12c:	add	sp, sp, #0x40
 130:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5shiftEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5shiftEjj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	str	w2, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w1, [sp, #4]
  20:	ldr	w8, [sp, #4]
  24:	add	w2, w8, #0x1
  28:	ldr	w8, [sp]
  2c:	ldr	w9, [sp, #4]
  30:	subs	w3, w8, w9
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5shiftEjj>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE7subtreeEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE7subtreeEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	mov	w10, w9
  18:	mov	x11, #0x8                   	// #8
  1c:	mul	x10, x11, x10
  20:	add	x0, x8, x10
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv+0x2c>
  28:	b	30 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv+0x30>
  2c:	b	50 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv+0x50>
  30:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa7                  	// #167
  44:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  58:	mov	x8, #0xfffffffffffffff0    	// #-16
  5c:	add	x0, x0, x8
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRef7setSizeEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRef7setSizeEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	subs	w1, w8, #0x1
  20:	bl	0 <_ZN4llvm15IntervalMapImpl7NodeRef7setSizeEj>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6setIntEj:

0000000000000000 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6setIntEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [x8]
  1c:	ldur	w9, [x29, #-12]
  20:	mov	w1, w9
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6setIntEj>
  2c:	ldr	x8, [sp, #8]
  30:	str	x0, [x8]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNSt4pairIjjEaSEOS0_:

0000000000000000 <_ZNSt4pairIjjEaSEOS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt4pairIjjEaSEOS0_>
  24:	ldr	w9, [x0]
  28:	ldr	x8, [sp, #8]
  2c:	str	w9, [x8]
  30:	ldr	x10, [sp, #16]
  34:	add	x0, x10, #0x4
  38:	bl	0 <_ZNSt4pairIjjEaSEOS0_>
  3c:	ldr	w9, [x0]
  40:	ldr	x8, [sp, #8]
  44:	str	w9, [x8, #4]
  48:	mov	x0, x8
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	mov	x2, #0xb8                  	// #184
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	stur	w8, [x29, #-12]
  24:	str	x2, [sp, #24]
  28:	str	x9, [sp, #16]
  2c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv>
  30:	ldur	w8, [x29, #-12]
  34:	ldr	x9, [sp, #16]
  38:	str	w8, [x9, #192]
  3c:	mov	x0, x9
  40:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv>
  44:	str	x0, [sp, #8]
  48:	mov	w8, wzr
  4c:	mov	w1, w8
  50:	ldr	x2, [sp, #24]
  54:	bl	0 <memset>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv>
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataC2Ev:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EEC2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	add	x9, x8, #0x58
  18:	str	x9, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	mov	x0, x8
  28:	str	x8, [sp]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EEC2Ev>
  30:	ldr	x8, [sp]
  34:	add	x9, x8, #0x8
  38:	ldr	x10, [sp, #16]
  3c:	cmp	x9, x10
  40:	str	x9, [sp, #8]
  44:	b.ne	20 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EEC2Ev+0x20>  // b.any
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorD2Ev:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorD2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4PathD2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl4PathD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15IntervalMapImpl4PathD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEERT_v:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEERT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, sp
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	str	x9, [sp]
  1c:	mov	x0, x8
  20:	bl	0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEERT_v>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm8bit_castIPNS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEPcvvvvEET_RKT0_:

0000000000000000 <_ZN4llvm8bit_castIPNS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEPcvvvvEET_RKT0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5shiftEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5shiftEjj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	str	w2, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w1, [sp, #4]
  20:	ldr	w8, [sp, #4]
  24:	add	w2, w8, #0x1
  28:	ldr	w8, [sp]
  2c:	ldr	w9, [sp, #4]
  30:	subs	w3, w8, w9
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5shiftEjj>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x8                   	// #8
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	mov	x9, #0x8                   	// #8
  70:	ldr	x10, [x8, #8]
  74:	stur	x10, [x29, #-48]
  78:	mov	x0, x8
  7c:	str	x9, [sp, #80]
  80:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  84:	stur	x0, [x29, #-64]
  88:	ldr	x0, [sp, #104]
  8c:	ldr	x1, [sp, #96]
  90:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  94:	stur	x0, [x29, #-56]
  98:	ldur	x1, [x29, #-32]
  9c:	ldr	x0, [sp, #88]
  a0:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  a4:	stur	x0, [x29, #-72]
  a8:	ldur	x8, [x29, #-72]
  ac:	stur	x8, [x29, #-80]
  b0:	ldur	x8, [x29, #-72]
  b4:	ldur	x9, [x29, #-56]
  b8:	ldr	x10, [sp, #80]
  bc:	mul	x9, x10, x9
  c0:	add	x1, x8, x9
  c4:	ldur	x0, [x29, #-24]
  c8:	str	x1, [sp, #72]
  cc:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  d0:	ldr	x8, [sp, #88]
  d4:	str	x0, [sp, #64]
  d8:	mov	x0, x8
  dc:	ldr	x1, [sp, #72]
  e0:	ldr	x2, [sp, #64]
  e4:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  e8:	ldur	x8, [x29, #-88]
  ec:	stur	x8, [x29, #-80]
  f0:	ldur	x0, [x29, #-40]
  f4:	ldr	x9, [sp, #104]
  f8:	str	x0, [sp, #56]
  fc:	mov	x0, x9
 100:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 104:	ldr	x1, [x0]
 108:	ldur	x2, [x29, #-72]
 10c:	ldr	x0, [sp, #88]
 110:	str	x1, [sp, #48]
 114:	str	x2, [sp, #40]
 118:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 11c:	ldr	x8, [sp, #56]
 120:	str	x0, [sp, #32]
 124:	mov	x0, x8
 128:	ldr	x1, [sp, #48]
 12c:	ldr	x2, [sp, #40]
 130:	ldr	x3, [sp, #32]
 134:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 138:	stur	x0, [x29, #-80]
 13c:	ldur	x8, [x29, #-80]
 140:	add	x8, x8, #0x8
 144:	stur	x8, [x29, #-80]
 148:	ldr	x0, [sp, #104]
 14c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 150:	ldr	x0, [x0]
 154:	ldur	x1, [x29, #-48]
 158:	ldur	x2, [x29, #-80]
 15c:	ldr	x8, [sp, #88]
 160:	str	x0, [sp, #24]
 164:	mov	x0, x8
 168:	str	x1, [sp, #16]
 16c:	str	x2, [sp, #8]
 170:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 174:	ldr	x8, [sp, #24]
 178:	str	x0, [sp]
 17c:	mov	x0, x8
 180:	ldr	x1, [sp, #16]
 184:	ldr	x2, [sp, #8]
 188:	ldr	x3, [sp]
 18c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 190:	stur	x0, [x29, #-80]
 194:	ldur	x1, [x29, #-40]
 198:	ldr	x8, [sp, #88]
 19c:	ldr	x9, [x8, #16]
 1a0:	ldur	x10, [x29, #-40]
 1a4:	subs	x9, x9, x10
 1a8:	ldur	x10, [x29, #-96]
 1ac:	sdiv	x2, x9, x10
 1b0:	mov	x0, x8
 1b4:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1b8:	ldur	x8, [x29, #-72]
 1bc:	ldr	x9, [sp, #88]
 1c0:	str	x8, [x9]
 1c4:	ldur	x8, [x29, #-80]
 1c8:	str	x8, [x9, #8]
 1cc:	ldur	x8, [x29, #-72]
 1d0:	ldur	x10, [x29, #-32]
 1d4:	ldr	x11, [sp, #80]
 1d8:	mul	x10, x11, x10
 1dc:	add	x8, x8, x10
 1e0:	str	x8, [x9, #16]
 1e4:	ldp	x29, x30, [sp, #208]
 1e8:	add	sp, sp, #0xe0
 1ec:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JRKS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JRKS2_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x0, [sp, #8]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JRKS2_EEEvPT_DpOT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_:

0000000000000000 <_ZN9__gnu_cxxmiIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE13_M_deallocateEPS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE13_M_deallocateEPS1_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE13_M_deallocateEPS1_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_max_sizeERKS2_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_max_sizeERKS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_max_sizeERKS2_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_max_sizeERKS2_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8max_sizeERKS2_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8max_sizeERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8max_sizeERKS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEC2ERKS3_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEC2ERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8allocateERS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8allocateERS2_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8allocateERS2_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x8                   	// #8
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x8
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x8
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm13PatchLocationEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm13PatchLocationEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm13PatchLocationEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm13PatchLocationEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt4moveIRN4llvm13PatchLocationEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm13PatchLocationEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE7destroyIS1_EEvRS2_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE7destroyIS1_EEvRS2_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE7destroyIS1_EEvRS2_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JS2_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x0, [sp, #8]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JS2_EEEvPT_DpOT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE7destroyIS2_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE7destroyIS2_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE10deallocateERS2_PS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE10deallocateERS2_PS1_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE10deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_>
  24:	tbnz	w0, #0, 2c <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_+0x2c>
  28:	b	40 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_+0x40>
  2c:	ldr	x8, [sp, #16]
  30:	ldr	x8, [x8]
  34:	ldr	x9, [sp, #8]
  38:	str	x8, [x9]
  3c:	b	60 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_+0x60>
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_>
  48:	ldr	x8, [sp, #16]
  4c:	ldr	x8, [x8]
  50:	str	x8, [x0]
  54:	mov	w9, #0x1                   	// #1
  58:	ldr	x8, [sp, #8]
  5c:	strb	w9, [x8, #8]
  60:	ldr	x0, [sp, #8]
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt9addressofIN4llvm13PatchLocationEEPT_RS2_:

0000000000000000 <_ZSt9addressofIN4llvm13PatchLocationEEPT_RS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt9addressofIN4llvm13PatchLocationEEPT_RS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldur	x8, [x29, #-24]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	str	x1, [sp, #16]
  34:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_>
  38:	ldr	x8, [sp, #32]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_>
  48:	ldr	x8, [sp, #24]
  4c:	str	x0, [sp]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	ldr	x3, [sp]
  60:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_>
  64:	ldp	x29, x30, [sp, #64]
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #224]
   8:	add	x29, sp, #0xe0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x10                  	// #16
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x48
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	stur	x3, [x29, #-32]
  38:	ldur	x14, [x29, #-16]
  3c:	mov	x0, x14
  40:	mov	x1, x8
  44:	mov	x2, x9
  48:	stur	x10, [x29, #-96]
  4c:	stur	x11, [x29, #-104]
  50:	str	x12, [sp, #112]
  54:	str	x13, [sp, #104]
  58:	str	x14, [sp, #96]
  5c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  60:	stur	x0, [x29, #-40]
  64:	ldr	x8, [sp, #96]
  68:	ldr	x9, [x8]
  6c:	stur	x9, [x29, #-48]
  70:	ldr	x9, [x8, #8]
  74:	stur	x9, [x29, #-56]
  78:	mov	x0, x8
  7c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  80:	stur	x0, [x29, #-72]
  84:	ldr	x0, [sp, #112]
  88:	ldr	x1, [sp, #104]
  8c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  90:	stur	x0, [x29, #-64]
  94:	ldur	x1, [x29, #-40]
  98:	ldr	x0, [sp, #96]
  9c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  a0:	stur	x0, [x29, #-80]
  a4:	ldur	x8, [x29, #-80]
  a8:	stur	x8, [x29, #-88]
  ac:	ldur	x8, [x29, #-80]
  b0:	ldur	x9, [x29, #-64]
  b4:	mov	x10, #0x10                  	// #16
  b8:	mul	x9, x10, x9
  bc:	add	x1, x8, x9
  c0:	ldur	x0, [x29, #-24]
  c4:	str	x10, [sp, #88]
  c8:	str	x1, [sp, #80]
  cc:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  d0:	ldur	x8, [x29, #-32]
  d4:	str	x0, [sp, #72]
  d8:	mov	x0, x8
  dc:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  e0:	ldr	x8, [sp, #96]
  e4:	str	x0, [sp, #64]
  e8:	mov	x0, x8
  ec:	ldr	x1, [sp, #80]
  f0:	ldr	x2, [sp, #72]
  f4:	ldr	x3, [sp, #64]
  f8:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  fc:	ldur	x8, [x29, #-96]
 100:	stur	x8, [x29, #-88]
 104:	ldur	x0, [x29, #-48]
 108:	ldr	x9, [sp, #112]
 10c:	str	x0, [sp, #56]
 110:	mov	x0, x9
 114:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 118:	ldr	x1, [x0]
 11c:	ldur	x2, [x29, #-80]
 120:	ldr	x0, [sp, #96]
 124:	str	x1, [sp, #48]
 128:	str	x2, [sp, #40]
 12c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 130:	ldr	x8, [sp, #56]
 134:	str	x0, [sp, #32]
 138:	mov	x0, x8
 13c:	ldr	x1, [sp, #48]
 140:	ldr	x2, [sp, #40]
 144:	ldr	x3, [sp, #32]
 148:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 14c:	stur	x0, [x29, #-88]
 150:	ldur	x8, [x29, #-88]
 154:	add	x8, x8, #0x10
 158:	stur	x8, [x29, #-88]
 15c:	ldr	x0, [sp, #112]
 160:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 164:	ldr	x0, [x0]
 168:	ldur	x1, [x29, #-56]
 16c:	ldur	x2, [x29, #-88]
 170:	ldr	x8, [sp, #96]
 174:	str	x0, [sp, #24]
 178:	mov	x0, x8
 17c:	str	x1, [sp, #16]
 180:	str	x2, [sp, #8]
 184:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 188:	ldr	x8, [sp, #24]
 18c:	str	x0, [sp]
 190:	mov	x0, x8
 194:	ldr	x1, [sp, #16]
 198:	ldr	x2, [sp, #8]
 19c:	ldr	x3, [sp]
 1a0:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1a4:	stur	x0, [x29, #-88]
 1a8:	ldur	x1, [x29, #-48]
 1ac:	ldr	x8, [sp, #96]
 1b0:	ldr	x9, [x8, #16]
 1b4:	ldur	x10, [x29, #-48]
 1b8:	subs	x9, x9, x10
 1bc:	ldur	x10, [x29, #-104]
 1c0:	sdiv	x2, x9, x10
 1c4:	mov	x0, x8
 1c8:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1cc:	ldur	x8, [x29, #-80]
 1d0:	ldr	x9, [sp, #96]
 1d4:	str	x8, [x9]
 1d8:	ldur	x8, [x29, #-88]
 1dc:	str	x8, [x9, #8]
 1e0:	ldur	x8, [x29, #-80]
 1e4:	ldur	x10, [x29, #-40]
 1e8:	ldr	x11, [sp, #88]
 1ec:	mul	x10, x11, x10
 1f0:	add	x8, x8, x10
 1f4:	str	x8, [x9, #16]
 1f8:	ldp	x29, x30, [sp, #224]
 1fc:	add	sp, sp, #0xf0
 200:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE3endEv:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x8, [x29, #-24]
  24:	str	x0, [sp, #24]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_>
  30:	ldr	x8, [sp, #32]
  34:	str	x0, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_>
  40:	ldr	x8, [sp, #24]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #16]
  50:	ldr	x2, [sp, #8]
  54:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_>
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNSt4pairIN4llvm13PatchLocationElEC2IRS1_RlLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm13PatchLocationElEC2IRS1_RlLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm13PatchLocationElEC2IRS1_RlLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIN4llvm13PatchLocationElEC2IRS1_RlLb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_:

0000000000000000 <_ZN9__gnu_cxxmiIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x10                  	// #16
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE5beginEv:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE13_M_deallocateEPS3_m:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE13_M_deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE13_M_deallocateEPS3_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE13_M_deallocateEPS3_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x10                  	// #16
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_max_sizeERKS4_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_max_sizeERKS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_max_sizeERKS4_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_max_sizeERKS4_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8max_sizeERKS4_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8max_sizeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8max_sizeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEC2ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8allocateERS4_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8allocateERS4_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8allocateERS4_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x10                  	// #16
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x10
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x10
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt4pairIN4llvm13PatchLocationElEET_S5_:

0000000000000000 <_ZSt12__niter_baseIPSt4pairIN4llvm13PatchLocationElEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt11__addressofISt4pairIN4llvm13PatchLocationElEEPT_RS4_:

0000000000000000 <_ZSt11__addressofISt4pairIN4llvm13PatchLocationElEEPT_RS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIN4llvm13PatchLocationElEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRSt4pairIN4llvm13PatchLocationElEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE7destroyIS3_EEvRS4_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE7destroyIS3_EEvRS4_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE7destroyIS3_EEvRS4_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JS4_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JS4_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x0, [sp, #8]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JS4_EEEvPT_DpOT0_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt7forwardISt4pairIN4llvm13PatchLocationElEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIN4llvm13PatchLocationElEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE7destroyIS4_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE7destroyIS4_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE10deallocateERS4_PS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE10deallocateERS4_PS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE10deallocateERS4_PS3_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE10deallocateEPS4_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE10deallocateEPS4_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldur	x8, [x29, #-24]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	str	x1, [sp, #16]
  34:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_>
  38:	ldr	x8, [sp, #32]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_>
  48:	ldr	x8, [sp, #24]
  4c:	str	x0, [sp]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	ldr	x3, [sp]
  60:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_>
  64:	ldp	x29, x30, [sp, #64]
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm23DwarfStringPoolEntryRefEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm23DwarfStringPoolEntryRefEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm3DIEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm3DIEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #224]
   8:	add	x29, sp, #0xe0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x18                  	// #24
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x48
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	stur	x3, [x29, #-32]
  38:	ldur	x14, [x29, #-16]
  3c:	mov	x0, x14
  40:	mov	x1, x8
  44:	mov	x2, x9
  48:	stur	x10, [x29, #-96]
  4c:	stur	x11, [x29, #-104]
  50:	str	x12, [sp, #112]
  54:	str	x13, [sp, #104]
  58:	str	x14, [sp, #96]
  5c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  60:	stur	x0, [x29, #-40]
  64:	ldr	x8, [sp, #96]
  68:	ldr	x9, [x8]
  6c:	stur	x9, [x29, #-48]
  70:	ldr	x9, [x8, #8]
  74:	stur	x9, [x29, #-56]
  78:	mov	x0, x8
  7c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  80:	stur	x0, [x29, #-72]
  84:	ldr	x0, [sp, #112]
  88:	ldr	x1, [sp, #104]
  8c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  90:	stur	x0, [x29, #-64]
  94:	ldur	x1, [x29, #-40]
  98:	ldr	x0, [sp, #96]
  9c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  a0:	stur	x0, [x29, #-80]
  a4:	ldur	x8, [x29, #-80]
  a8:	stur	x8, [x29, #-88]
  ac:	ldur	x8, [x29, #-80]
  b0:	ldur	x9, [x29, #-64]
  b4:	mov	x10, #0x18                  	// #24
  b8:	mul	x9, x10, x9
  bc:	add	x1, x8, x9
  c0:	ldur	x0, [x29, #-24]
  c4:	str	x10, [sp, #88]
  c8:	str	x1, [sp, #80]
  cc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  d0:	ldur	x8, [x29, #-32]
  d4:	str	x0, [sp, #72]
  d8:	mov	x0, x8
  dc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  e0:	ldr	x8, [sp, #96]
  e4:	str	x0, [sp, #64]
  e8:	mov	x0, x8
  ec:	ldr	x1, [sp, #80]
  f0:	ldr	x2, [sp, #72]
  f4:	ldr	x3, [sp, #64]
  f8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  fc:	ldur	x8, [x29, #-96]
 100:	stur	x8, [x29, #-88]
 104:	ldur	x0, [x29, #-48]
 108:	ldr	x9, [sp, #112]
 10c:	str	x0, [sp, #56]
 110:	mov	x0, x9
 114:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 118:	ldr	x1, [x0]
 11c:	ldur	x2, [x29, #-80]
 120:	ldr	x0, [sp, #96]
 124:	str	x1, [sp, #48]
 128:	str	x2, [sp, #40]
 12c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 130:	ldr	x8, [sp, #56]
 134:	str	x0, [sp, #32]
 138:	mov	x0, x8
 13c:	ldr	x1, [sp, #48]
 140:	ldr	x2, [sp, #40]
 144:	ldr	x3, [sp, #32]
 148:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 14c:	stur	x0, [x29, #-88]
 150:	ldur	x8, [x29, #-88]
 154:	add	x8, x8, #0x18
 158:	stur	x8, [x29, #-88]
 15c:	ldr	x0, [sp, #112]
 160:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 164:	ldr	x0, [x0]
 168:	ldur	x1, [x29, #-56]
 16c:	ldur	x2, [x29, #-88]
 170:	ldr	x8, [sp, #96]
 174:	str	x0, [sp, #24]
 178:	mov	x0, x8
 17c:	str	x1, [sp, #16]
 180:	str	x2, [sp, #8]
 184:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 188:	ldr	x8, [sp, #24]
 18c:	str	x0, [sp]
 190:	mov	x0, x8
 194:	ldr	x1, [sp, #16]
 198:	ldr	x2, [sp, #8]
 19c:	ldr	x3, [sp]
 1a0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1a4:	stur	x0, [x29, #-88]
 1a8:	ldur	x1, [x29, #-48]
 1ac:	ldr	x8, [sp, #96]
 1b0:	ldr	x9, [x8, #16]
 1b4:	ldur	x10, [x29, #-48]
 1b8:	subs	x9, x9, x10
 1bc:	ldur	x10, [x29, #-104]
 1c0:	sdiv	x2, x9, x10
 1c4:	mov	x0, x8
 1c8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1cc:	ldur	x8, [x29, #-80]
 1d0:	ldr	x9, [sp, #96]
 1d4:	str	x8, [x9]
 1d8:	ldur	x8, [x29, #-88]
 1dc:	str	x8, [x9, #8]
 1e0:	ldur	x8, [x29, #-80]
 1e4:	ldur	x10, [x29, #-40]
 1e8:	ldr	x11, [sp, #88]
 1ec:	mul	x10, x11, x10
 1f0:	add	x8, x8, x10
 1f4:	str	x8, [x9, #16]
 1f8:	ldp	x29, x30, [sp, #224]
 1fc:	add	sp, sp, #0xf0
 200:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_>
  30:	ldr	x8, [x0]
  34:	str	x8, [sp, #8]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_>
  40:	ldr	x2, [x0]
  44:	ldr	x1, [sp, #8]
  48:	ldr	x0, [sp]
  4c:	mov	w9, wzr
  50:	and	w3, w9, #0x1
  54:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZN4llvm11CompileUnit9AccelInfoC2ENS_23DwarfStringPoolEntryRefEPKNS_3DIEEb:

0000000000000000 <_ZN4llvm11CompileUnit9AccelInfoC2ENS_23DwarfStringPoolEntryRefEPKNS_3DIEEb>:
   0:	sub	sp, sp, #0x20
   4:	str	x1, [sp, #24]
   8:	str	x0, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	mov	w8, #0x1                   	// #1
  14:	and	w8, w3, w8
  18:	strb	w8, [sp, #7]
  1c:	ldr	x9, [sp, #16]
  20:	ldr	x10, [sp, #24]
  24:	str	x10, [x9]
  28:	ldr	x10, [sp, #8]
  2c:	str	x10, [x9, #8]
  30:	ldrb	w8, [sp, #7]
  34:	and	w8, w8, #0x1
  38:	strb	w8, [x9, #20]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_:

0000000000000000 <_ZN9__gnu_cxxmiIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x18                  	// #24
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE13_M_deallocateEPS2_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE13_M_deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE13_M_deallocateEPS2_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE13_M_deallocateEPS2_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x18                  	// #24
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_max_sizeERKS3_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_max_sizeERKS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  10:	movk	x8, #0x555, lsl #48
  14:	sub	x9, x29, #0x10
  18:	add	x1, sp, #0x18
  1c:	stur	x0, [x29, #-8]
  20:	stur	x8, [x29, #-16]
  24:	ldur	x0, [x29, #-8]
  28:	str	x9, [sp, #16]
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_max_sizeERKS3_>
  34:	str	x0, [sp, #24]
  38:	ldr	x0, [sp, #16]
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_max_sizeERKS3_>
  44:	ldr	x0, [x0]
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8max_sizeERKS3_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8max_sizeERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8max_sizeERKS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
   8:	movk	x8, #0x555, lsl #48
   c:	str	x0, [sp, #8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEC2ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8allocateERS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8allocateERS3_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8allocateERS3_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x18                  	// #24
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x18
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x18
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm11CompileUnit9AccelInfoEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm11CompileUnit9AccelInfoEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm11CompileUnit9AccelInfoEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm11CompileUnit9AccelInfoEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt4moveIRN4llvm11CompileUnit9AccelInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm11CompileUnit9AccelInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE7destroyIS2_EEvRS3_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE7destroyIS2_EEvRS3_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE7destroyIS2_EEvRS3_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JS3_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x0, [sp, #8]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldr	x9, [x0, #16]
  38:	str	x9, [x8, #16]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt7forwardIN4llvm11CompileUnit9AccelInfoEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm11CompileUnit9AccelInfoEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE7destroyIS3_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE7destroyIS3_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE10deallocateERS3_PS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE10deallocateERS3_PS2_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE10deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	str	x4, [sp, #40]
  20:	ldur	x0, [x29, #-8]
  24:	ldur	x1, [x29, #-16]
  28:	ldur	x8, [x29, #-24]
  2c:	str	x0, [sp, #32]
  30:	mov	x0, x8
  34:	str	x1, [sp, #24]
  38:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>
  3c:	ldur	x8, [x29, #-32]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>
  4c:	ldr	x8, [sp, #40]
  50:	str	x0, [sp, #8]
  54:	mov	x0, x8
  58:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>
  5c:	ldr	x8, [sp, #32]
  60:	str	x0, [sp]
  64:	mov	x0, x8
  68:	ldr	x1, [sp, #24]
  6c:	ldr	x2, [sp, #16]
  70:	ldr	x3, [sp, #8]
  74:	ldr	x4, [sp]
  78:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>
  7c:	ldp	x29, x30, [sp, #80]
  80:	add	sp, sp, #0x60
  84:	ret

Disassembly of section .text._ZSt7forwardIRbEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRbEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	sub	sp, sp, #0x100
   4:	stp	x29, x30, [sp, #240]
   8:	add	x29, sp, #0xf0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x18                  	// #24
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x50
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	stur	x3, [x29, #-32]
  38:	stur	x4, [x29, #-40]
  3c:	ldur	x14, [x29, #-16]
  40:	mov	x0, x14
  44:	mov	x1, x8
  48:	mov	x2, x9
  4c:	stur	x10, [x29, #-104]
  50:	stur	x11, [x29, #-112]
  54:	str	x12, [sp, #120]
  58:	str	x13, [sp, #112]
  5c:	str	x14, [sp, #104]
  60:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  64:	stur	x0, [x29, #-48]
  68:	ldr	x8, [sp, #104]
  6c:	ldr	x9, [x8]
  70:	stur	x9, [x29, #-56]
  74:	ldr	x9, [x8, #8]
  78:	stur	x9, [x29, #-64]
  7c:	mov	x0, x8
  80:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  84:	stur	x0, [x29, #-80]
  88:	ldr	x0, [sp, #120]
  8c:	ldr	x1, [sp, #112]
  90:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  94:	stur	x0, [x29, #-72]
  98:	ldur	x1, [x29, #-48]
  9c:	ldr	x0, [sp, #104]
  a0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  a4:	stur	x0, [x29, #-88]
  a8:	ldur	x8, [x29, #-88]
  ac:	stur	x8, [x29, #-96]
  b0:	ldur	x8, [x29, #-88]
  b4:	ldur	x9, [x29, #-72]
  b8:	mov	x10, #0x18                  	// #24
  bc:	mul	x9, x10, x9
  c0:	add	x1, x8, x9
  c4:	ldur	x0, [x29, #-24]
  c8:	str	x10, [sp, #96]
  cc:	str	x1, [sp, #88]
  d0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  d4:	ldur	x8, [x29, #-32]
  d8:	str	x0, [sp, #80]
  dc:	mov	x0, x8
  e0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  e4:	ldur	x8, [x29, #-40]
  e8:	str	x0, [sp, #72]
  ec:	mov	x0, x8
  f0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  f4:	ldr	x8, [sp, #104]
  f8:	str	x0, [sp, #64]
  fc:	mov	x0, x8
 100:	ldr	x1, [sp, #88]
 104:	ldr	x2, [sp, #80]
 108:	ldr	x3, [sp, #72]
 10c:	ldr	x4, [sp, #64]
 110:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 114:	ldur	x8, [x29, #-104]
 118:	stur	x8, [x29, #-96]
 11c:	ldur	x0, [x29, #-56]
 120:	ldr	x9, [sp, #120]
 124:	str	x0, [sp, #56]
 128:	mov	x0, x9
 12c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 130:	ldr	x1, [x0]
 134:	ldur	x2, [x29, #-88]
 138:	ldr	x0, [sp, #104]
 13c:	str	x1, [sp, #48]
 140:	str	x2, [sp, #40]
 144:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 148:	ldr	x8, [sp, #56]
 14c:	str	x0, [sp, #32]
 150:	mov	x0, x8
 154:	ldr	x1, [sp, #48]
 158:	ldr	x2, [sp, #40]
 15c:	ldr	x3, [sp, #32]
 160:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 164:	stur	x0, [x29, #-96]
 168:	ldur	x8, [x29, #-96]
 16c:	add	x8, x8, #0x18
 170:	stur	x8, [x29, #-96]
 174:	ldr	x0, [sp, #120]
 178:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 17c:	ldr	x0, [x0]
 180:	ldur	x1, [x29, #-64]
 184:	ldur	x2, [x29, #-96]
 188:	ldr	x8, [sp, #104]
 18c:	str	x0, [sp, #24]
 190:	mov	x0, x8
 194:	str	x1, [sp, #16]
 198:	str	x2, [sp, #8]
 19c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1a0:	ldr	x8, [sp, #24]
 1a4:	str	x0, [sp]
 1a8:	mov	x0, x8
 1ac:	ldr	x1, [sp, #16]
 1b0:	ldr	x2, [sp, #8]
 1b4:	ldr	x3, [sp]
 1b8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1bc:	stur	x0, [x29, #-96]
 1c0:	ldur	x1, [x29, #-56]
 1c4:	ldr	x8, [sp, #104]
 1c8:	ldr	x9, [x8, #16]
 1cc:	ldur	x10, [x29, #-56]
 1d0:	subs	x9, x9, x10
 1d4:	ldur	x10, [x29, #-112]
 1d8:	sdiv	x2, x9, x10
 1dc:	mov	x0, x8
 1e0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1e4:	ldur	x8, [x29, #-88]
 1e8:	ldr	x9, [sp, #104]
 1ec:	str	x8, [x9]
 1f0:	ldur	x8, [x29, #-96]
 1f4:	str	x8, [x9, #8]
 1f8:	ldur	x8, [x29, #-88]
 1fc:	ldur	x10, [x29, #-48]
 200:	ldr	x11, [sp, #96]
 204:	mul	x10, x11, x10
 208:	add	x8, x8, x10
 20c:	str	x8, [x9, #16]
 210:	ldp	x29, x30, [sp, #240]
 214:	add	sp, sp, #0x100
 218:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	str	x4, [sp, #24]
  20:	ldur	x0, [x29, #-16]
  24:	ldur	x8, [x29, #-24]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>
  34:	ldr	x8, [x0]
  38:	str	x8, [sp, #16]
  3c:	ldr	x0, [sp, #32]
  40:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>
  44:	ldr	x2, [x0]
  48:	ldr	x0, [sp, #24]
  4c:	str	x2, [sp]
  50:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>
  54:	ldrb	w9, [x0]
  58:	ldr	x1, [sp, #16]
  5c:	ldr	x0, [sp, #8]
  60:	ldr	x2, [sp]
  64:	and	w3, w9, #0x1
  68:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>
  6c:	ldp	x29, x30, [sp, #64]
  70:	add	sp, sp, #0x50
  74:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	stur	x4, [x29, #-40]
  20:	str	x5, [sp, #48]
  24:	ldur	x0, [x29, #-8]
  28:	ldur	x1, [x29, #-16]
  2c:	ldur	x8, [x29, #-24]
  30:	str	x0, [sp, #40]
  34:	mov	x0, x8
  38:	str	x1, [sp, #32]
  3c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  40:	ldur	x8, [x29, #-32]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x8
  4c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  50:	ldur	x8, [x29, #-40]
  54:	str	x0, [sp, #16]
  58:	mov	x0, x8
  5c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  60:	ldr	x8, [sp, #48]
  64:	str	x0, [sp, #8]
  68:	mov	x0, x8
  6c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  70:	ldr	x8, [sp, #40]
  74:	str	x0, [sp]
  78:	mov	x0, x8
  7c:	ldr	x1, [sp, #32]
  80:	ldr	x2, [sp, #24]
  84:	ldr	x3, [sp, #16]
  88:	ldr	x4, [sp, #8]
  8c:	ldr	x5, [sp]
  90:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  94:	ldp	x29, x30, [sp, #96]
  98:	add	sp, sp, #0x70
  9c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	sub	sp, sp, #0x120
   4:	stp	x29, x30, [sp, #256]
   8:	str	x28, [sp, #272]
   c:	add	x29, sp, #0x100
  10:	mov	x8, #0x1                   	// #1
  14:	adrp	x9, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  18:	add	x9, x9, #0x0
  1c:	mov	x10, xzr
  20:	mov	x11, #0x18                  	// #24
  24:	sub	x12, x29, #0x8
  28:	sub	x13, x29, #0x58
  2c:	stur	x1, [x29, #-8]
  30:	stur	x0, [x29, #-16]
  34:	stur	x2, [x29, #-24]
  38:	stur	x3, [x29, #-32]
  3c:	stur	x4, [x29, #-40]
  40:	stur	x5, [x29, #-48]
  44:	ldur	x14, [x29, #-16]
  48:	mov	x0, x14
  4c:	mov	x1, x8
  50:	mov	x2, x9
  54:	stur	x10, [x29, #-112]
  58:	stur	x11, [x29, #-120]
  5c:	str	x12, [sp, #128]
  60:	str	x13, [sp, #120]
  64:	str	x14, [sp, #112]
  68:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  6c:	stur	x0, [x29, #-56]
  70:	ldr	x8, [sp, #112]
  74:	ldr	x9, [x8]
  78:	stur	x9, [x29, #-64]
  7c:	ldr	x9, [x8, #8]
  80:	stur	x9, [x29, #-72]
  84:	mov	x0, x8
  88:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  8c:	stur	x0, [x29, #-88]
  90:	ldr	x0, [sp, #128]
  94:	ldr	x1, [sp, #120]
  98:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  9c:	stur	x0, [x29, #-80]
  a0:	ldur	x1, [x29, #-56]
  a4:	ldr	x0, [sp, #112]
  a8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  ac:	stur	x0, [x29, #-96]
  b0:	ldur	x8, [x29, #-96]
  b4:	stur	x8, [x29, #-104]
  b8:	ldur	x8, [x29, #-96]
  bc:	ldur	x9, [x29, #-80]
  c0:	mov	x10, #0x18                  	// #24
  c4:	mul	x9, x10, x9
  c8:	add	x1, x8, x9
  cc:	ldur	x0, [x29, #-24]
  d0:	str	x10, [sp, #104]
  d4:	str	x1, [sp, #96]
  d8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  dc:	ldur	x8, [x29, #-32]
  e0:	str	x0, [sp, #88]
  e4:	mov	x0, x8
  e8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  ec:	ldur	x8, [x29, #-40]
  f0:	str	x0, [sp, #80]
  f4:	mov	x0, x8
  f8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  fc:	ldur	x8, [x29, #-48]
 100:	str	x0, [sp, #72]
 104:	mov	x0, x8
 108:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 10c:	ldr	x8, [sp, #112]
 110:	str	x0, [sp, #64]
 114:	mov	x0, x8
 118:	ldr	x1, [sp, #96]
 11c:	ldr	x2, [sp, #88]
 120:	ldr	x3, [sp, #80]
 124:	ldr	x4, [sp, #72]
 128:	ldr	x5, [sp, #64]
 12c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 130:	ldur	x8, [x29, #-112]
 134:	stur	x8, [x29, #-104]
 138:	ldur	x0, [x29, #-64]
 13c:	ldr	x9, [sp, #128]
 140:	str	x0, [sp, #56]
 144:	mov	x0, x9
 148:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 14c:	ldr	x1, [x0]
 150:	ldur	x2, [x29, #-96]
 154:	ldr	x0, [sp, #112]
 158:	str	x1, [sp, #48]
 15c:	str	x2, [sp, #40]
 160:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 164:	ldr	x8, [sp, #56]
 168:	str	x0, [sp, #32]
 16c:	mov	x0, x8
 170:	ldr	x1, [sp, #48]
 174:	ldr	x2, [sp, #40]
 178:	ldr	x3, [sp, #32]
 17c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 180:	stur	x0, [x29, #-104]
 184:	ldur	x8, [x29, #-104]
 188:	add	x8, x8, #0x18
 18c:	stur	x8, [x29, #-104]
 190:	ldr	x0, [sp, #128]
 194:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 198:	ldr	x0, [x0]
 19c:	ldur	x1, [x29, #-72]
 1a0:	ldur	x2, [x29, #-104]
 1a4:	ldr	x8, [sp, #112]
 1a8:	str	x0, [sp, #24]
 1ac:	mov	x0, x8
 1b0:	str	x1, [sp, #16]
 1b4:	str	x2, [sp, #8]
 1b8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1bc:	ldr	x8, [sp, #24]
 1c0:	str	x0, [sp]
 1c4:	mov	x0, x8
 1c8:	ldr	x1, [sp, #16]
 1cc:	ldr	x2, [sp, #8]
 1d0:	ldr	x3, [sp]
 1d4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1d8:	stur	x0, [x29, #-104]
 1dc:	ldur	x1, [x29, #-64]
 1e0:	ldr	x8, [sp, #112]
 1e4:	ldr	x9, [x8, #16]
 1e8:	ldur	x10, [x29, #-64]
 1ec:	subs	x9, x9, x10
 1f0:	ldur	x10, [x29, #-120]
 1f4:	sdiv	x2, x9, x10
 1f8:	mov	x0, x8
 1fc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 200:	ldur	x8, [x29, #-96]
 204:	ldr	x9, [sp, #112]
 208:	str	x8, [x9]
 20c:	ldur	x8, [x29, #-104]
 210:	str	x8, [x9, #8]
 214:	ldur	x8, [x29, #-96]
 218:	ldur	x10, [x29, #-56]
 21c:	ldr	x11, [sp, #104]
 220:	mul	x10, x11, x10
 224:	add	x8, x8, x10
 228:	str	x8, [x9, #16]
 22c:	ldr	x28, [sp, #272]
 230:	ldp	x29, x30, [sp, #256]
 234:	add	sp, sp, #0x120
 238:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	str	x4, [sp, #40]
  20:	str	x5, [sp, #32]
  24:	ldur	x0, [x29, #-16]
  28:	ldur	x8, [x29, #-24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  38:	ldr	x8, [x0]
  3c:	str	x8, [sp, #24]
  40:	ldur	x0, [x29, #-32]
  44:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  48:	ldr	x2, [x0]
  4c:	ldr	x0, [sp, #40]
  50:	str	x2, [sp, #8]
  54:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  58:	ldr	w3, [x0]
  5c:	ldr	x0, [sp, #32]
  60:	str	w3, [sp, #4]
  64:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  68:	ldrb	w9, [x0]
  6c:	ldr	x1, [sp, #24]
  70:	ldr	x0, [sp, #16]
  74:	ldr	x2, [sp, #8]
  78:	ldr	w3, [sp, #4]
  7c:	and	w4, w9, #0x1
  80:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  84:	ldp	x29, x30, [sp, #80]
  88:	add	sp, sp, #0x60
  8c:	ret

Disassembly of section .text._ZN4llvm11CompileUnit9AccelInfoC2ENS_23DwarfStringPoolEntryRefEPKNS_3DIEEjb:

0000000000000000 <_ZN4llvm11CompileUnit9AccelInfoC2ENS_23DwarfStringPoolEntryRefEPKNS_3DIEEjb>:
   0:	sub	sp, sp, #0x20
   4:	mov	w8, #0x0                   	// #0
   8:	str	x1, [sp, #24]
   c:	str	x0, [sp, #16]
  10:	str	x2, [sp, #8]
  14:	str	w3, [sp, #4]
  18:	mov	w9, #0x1                   	// #1
  1c:	and	w9, w4, w9
  20:	strb	w9, [sp, #3]
  24:	ldr	x10, [sp, #16]
  28:	ldr	x11, [sp, #24]
  2c:	str	x11, [x10]
  30:	ldr	x11, [sp, #8]
  34:	str	x11, [x10, #8]
  38:	ldr	w9, [sp, #4]
  3c:	str	w9, [x10, #16]
  40:	strb	w8, [x10, #20]
  44:	ldrb	w8, [sp, #3]
  48:	and	w8, w8, #0x1
  4c:	strb	w8, [x10, #21]
  50:	add	sp, sp, #0x20
  54:	ret

DWARFLinkerDeclContext.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	str	x2, [sp, #32]
  18:	ldur	x8, [x29, #-16]
  1c:	ldr	w9, [x8, #72]
  20:	ldur	x0, [x29, #-24]
  24:	str	x8, [sp, #8]
  28:	str	w9, [sp, #4]
  2c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  30:	ldr	w9, [sp, #4]
  34:	cmp	w9, w0
  38:	b.ne	80 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x80>  // b.any
  3c:	ldur	x0, [x29, #-24]
  40:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  44:	str	x0, [sp, #24]
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x8, [sp, #8]
  50:	add	x1, x8, #0x38
  54:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  58:	str	w0, [sp, #20]
  5c:	ldur	x0, [x29, #-24]
  60:	ldr	w1, [sp, #20]
  64:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  68:	mov	x8, xzr
  6c:	str	x8, [x0, #8]
  70:	mov	w9, wzr
  74:	and	w9, w9, #0x1
  78:	sturb	w9, [x29, #-1]
  7c:	b	a8 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0xa8>
  80:	ldur	x0, [x29, #-24]
  84:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  88:	ldr	x8, [sp, #8]
  8c:	str	w0, [x8, #72]
  90:	ldr	x9, [sp, #32]
  94:	ldr	q0, [x9]
  98:	stur	q0, [x8, #56]
  9c:	mov	w10, #0x1                   	// #1
  a0:	and	w10, w10, #0x1
  a4:	sturb	w10, [x29, #-1]
  a8:	ldurb	w8, [x29, #-1]
  ac:	and	w0, w8, #0x1
  b0:	ldp	x29, x30, [sp, #64]
  b4:	add	sp, sp, #0x50
  b8:	ret

00000000000000bc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb>:
  bc:	stp	x29, x30, [sp, #-32]!
  c0:	str	x28, [sp, #16]
  c4:	mov	x29, sp
  c8:	sub	sp, sp, #0x610
  cc:	add	x8, sp, #0x210
  d0:	mov	w9, #0x1                   	// #1
  d4:	adrp	x10, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  d8:	add	x10, x10, #0x0
  dc:	adrp	x11, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  e0:	add	x11, x11, #0x0
  e4:	stur	x0, [x29, #-16]
  e8:	stur	x1, [x29, #-24]
  ec:	stur	x2, [x29, #-32]
  f0:	stur	x3, [x29, #-40]
  f4:	stur	x4, [x29, #-48]
  f8:	and	w9, w5, w9
  fc:	sturb	w9, [x29, #-49]
 100:	ldur	x12, [x29, #-16]
 104:	ldur	x0, [x29, #-32]
 108:	str	x8, [sp, #384]
 10c:	str	x10, [sp, #376]
 110:	str	x11, [sp, #368]
 114:	str	x12, [sp, #360]
 118:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 11c:	and	w9, w0, #0xffff
 120:	stur	w9, [x29, #-56]
 124:	ldur	w9, [x29, #-56]
 128:	subs	w9, w9, #0x2
 12c:	mov	w8, w9
 130:	ubfx	x8, x8, #0, #32
 134:	cmp	x8, #0x37
 138:	str	x8, [sp, #352]
 13c:	b.hi	158 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9c>  // b.pmore
 140:	adrp	x8, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 144:	add	x8, x8, #0x0
 148:	ldr	x11, [sp, #352]
 14c:	ldrsw	x10, [x8, x11, lsl #2]
 150:	add	x9, x8, x10
 154:	br	x9
 158:	sub	x0, x29, #0x8
 15c:	mov	x8, xzr
 160:	mov	x1, x8
 164:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 168:	b	aa8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9ec>
 16c:	b	240 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x184>
 170:	ldur	x1, [x29, #-24]
 174:	sub	x0, x29, #0x8
 178:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 17c:	b	aa8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9ec>
 180:	ldur	x0, [x29, #-24]
 184:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 188:	and	w8, w0, #0xffff
 18c:	cmp	w8, #0x39
 190:	b.eq	1b0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xf4>  // b.none
 194:	ldur	x0, [x29, #-24]
 198:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 19c:	and	w8, w0, #0xffff
 1a0:	mov	w9, #0x0                   	// #0
 1a4:	cmp	w8, #0x11
 1a8:	str	w9, [sp, #348]
 1ac:	b.ne	1e4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x128>  // b.any
 1b0:	ldur	x0, [x29, #-32]
 1b4:	sub	x8, x29, #0x70
 1b8:	str	x8, [sp, #336]
 1bc:	mov	w1, #0x3f                  	// #63
 1c0:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 1c4:	ldr	x0, [sp, #336]
 1c8:	mov	x8, xzr
 1cc:	mov	x1, x8
 1d0:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 1d4:	cmp	x0, #0x0
 1d8:	cset	w9, ne  // ne = any
 1dc:	eor	w9, w9, #0x1
 1e0:	str	w9, [sp, #348]
 1e4:	ldr	w8, [sp, #348]
 1e8:	tbnz	w8, #0, 1f0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x134>
 1ec:	b	204 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x148>
 1f0:	sub	x0, x29, #0x8
 1f4:	mov	x8, xzr
 1f8:	mov	x1, x8
 1fc:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 200:	b	aa8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9ec>
 204:	ldur	x0, [x29, #-32]
 208:	sub	x8, x29, #0xa8
 20c:	str	x8, [sp, #328]
 210:	mov	w1, #0x34                  	// #52
 214:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 218:	ldr	x0, [sp, #328]
 21c:	mov	x8, xzr
 220:	mov	x1, x8
 224:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 228:	cbz	x0, 240 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x184>
 22c:	sub	x0, x29, #0x8
 230:	mov	x8, xzr
 234:	mov	x1, x8
 238:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 23c:	b	aa8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9ec>
 240:	ldur	x0, [x29, #-32]
 244:	mov	w1, #0x2                   	// #2
 248:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
 24c:	stur	x0, [x29, #-176]
 250:	ldur	x0, [x29, #-32]
 254:	mov	w1, #0x1                   	// #1
 258:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
 25c:	stur	x0, [x29, #-184]
 260:	sub	x0, x29, #0xd0
 264:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 268:	sub	x0, x29, #0xe0
 26c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 270:	sub	x0, x29, #0xf0
 274:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 278:	ldur	x8, [x29, #-176]
 27c:	cbz	x8, 2c0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x204>
 280:	ldur	x0, [x29, #-48]
 284:	ldur	x1, [x29, #-176]
 288:	add	x8, sp, #0x500
 28c:	str	x0, [sp, #320]
 290:	mov	x0, x8
 294:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 298:	ldr	x1, [sp, #1280]
 29c:	ldr	x2, [sp, #1288]
 2a0:	ldr	x0, [sp, #320]
 2a4:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 2a8:	stur	x0, [x29, #-256]
 2ac:	stur	x1, [x29, #-248]
 2b0:	ldr	x8, [sp, #384]
 2b4:	ldr	q0, [x8, #768]
 2b8:	str	q0, [x8, #816]
 2bc:	b	30c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x250>
 2c0:	ldur	w8, [x29, #-56]
 2c4:	cmp	w8, #0x39
 2c8:	b.ne	30c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x250>  // b.any
 2cc:	ldur	x0, [x29, #-48]
 2d0:	add	x8, sp, #0x4e0
 2d4:	str	x0, [sp, #312]
 2d8:	mov	x0, x8
 2dc:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 2e0:	add	x1, x1, #0x0
 2e4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 2e8:	ldr	x1, [sp, #1248]
 2ec:	ldr	x2, [sp, #1256]
 2f0:	ldr	x0, [sp, #312]
 2f4:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 2f8:	str	x0, [sp, #1264]
 2fc:	str	x1, [sp, #1272]
 300:	ldr	x8, [sp, #384]
 304:	ldr	q0, [x8, #736]
 308:	str	q0, [x8, #816]
 30c:	ldur	x8, [x29, #-184]
 310:	cbz	x8, 364 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2a8>
 314:	ldur	x8, [x29, #-184]
 318:	ldur	x9, [x29, #-176]
 31c:	cmp	x8, x9
 320:	b.eq	364 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2a8>  // b.none
 324:	ldur	x0, [x29, #-48]
 328:	ldur	x1, [x29, #-184]
 32c:	add	x8, sp, #0x4c0
 330:	str	x0, [sp, #304]
 334:	mov	x0, x8
 338:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 33c:	ldr	x1, [sp, #1216]
 340:	ldr	x2, [sp, #1224]
 344:	ldr	x0, [sp, #304]
 348:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 34c:	str	x0, [sp, #1232]
 350:	str	x1, [sp, #1240]
 354:	ldr	x8, [sp, #384]
 358:	ldr	q0, [x8, #704]
 35c:	str	q0, [x8, #800]
 360:	b	370 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2b4>
 364:	ldr	x8, [sp, #384]
 368:	ldr	q0, [x8, #816]
 36c:	str	q0, [x8, #800]
 370:	ldur	w8, [x29, #-56]
 374:	cmp	w8, #0x2
 378:	b.eq	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x308>  // b.none
 37c:	ldur	w8, [x29, #-56]
 380:	cmp	w8, #0x13
 384:	b.eq	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x308>  // b.none
 388:	ldur	w8, [x29, #-56]
 38c:	cmp	w8, #0x17
 390:	b.eq	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x308>  // b.none
 394:	ldur	w8, [x29, #-56]
 398:	cmp	w8, #0x4
 39c:	b.eq	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x308>  // b.none
 3a0:	sub	x0, x29, #0xd0
 3a4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 3a8:	tbnz	w0, #0, 3b0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2f4>
 3ac:	b	3c4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x308>
 3b0:	sub	x0, x29, #0x8
 3b4:	mov	x8, xzr
 3b8:	mov	x1, x8
 3bc:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 3c0:	b	aa8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9ec>
 3c4:	str	wzr, [sp, #1212]
 3c8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 3cc:	str	w0, [sp, #1208]
 3d0:	ldurb	w8, [x29, #-49]
 3d4:	tbnz	w8, #0, 648 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x58c>
 3d8:	ldur	x0, [x29, #-32]
 3dc:	add	x8, sp, #0x480
 3e0:	str	x8, [sp, #296]
 3e4:	mov	w1, #0xb                   	// #11
 3e8:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 3ec:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 3f0:	ldr	x8, [sp, #296]
 3f4:	str	x0, [sp, #288]
 3f8:	mov	x0, x8
 3fc:	ldr	x1, [sp, #288]
 400:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 404:	str	w0, [sp, #1208]
 408:	ldur	w9, [x29, #-56]
 40c:	cmp	w9, #0x39
 410:	b.ne	41c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x360>  // b.any
 414:	ldur	x8, [x29, #-176]
 418:	cbnz	x8, 648 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x58c>
 41c:	ldur	x0, [x29, #-32]
 420:	add	x8, sp, #0x440
 424:	str	x8, [sp, #280]
 428:	mov	w1, #0x3a                  	// #58
 42c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 430:	ldr	x0, [sp, #280]
 434:	mov	x8, xzr
 438:	mov	x1, x8
 43c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 440:	str	w0, [sp, #1148]
 444:	ldr	w9, [sp, #1148]
 448:	cbz	w9, 648 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x58c>
 44c:	ldur	x0, [x29, #-40]
 450:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 454:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 458:	ldur	x8, [x29, #-40]
 45c:	str	x0, [sp, #272]
 460:	mov	x0, x8
 464:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 468:	ldr	x1, [sp, #272]
 46c:	str	x0, [sp, #264]
 470:	mov	x0, x1
 474:	ldr	x1, [sp, #264]
 478:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitE>
 47c:	str	x0, [sp, #1080]
 480:	ldr	x8, [sp, #1080]
 484:	cbz	x8, 648 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x58c>
 488:	ldur	x8, [x29, #-176]
 48c:	cbnz	x8, 4a4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3e8>
 490:	ldur	w8, [x29, #-56]
 494:	cmp	w8, #0x39
 498:	b.ne	4a4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x3e8>  // b.any
 49c:	mov	w8, #0x1                   	// #1
 4a0:	str	w8, [sp, #1148]
 4a4:	ldr	x0, [sp, #1080]
 4a8:	ldr	w8, [sp, #1148]
 4ac:	mov	w1, w8
 4b0:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 4b4:	tbnz	w0, #0, 4bc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x400>
 4b8:	b	648 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x58c>
 4bc:	ldur	x0, [x29, #-32]
 4c0:	add	x8, sp, #0x400
 4c4:	str	x8, [sp, #256]
 4c8:	mov	w1, #0x3b                  	// #59
 4cc:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 4d0:	ldr	x0, [sp, #256]
 4d4:	mov	x8, xzr
 4d8:	mov	x1, x8
 4dc:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 4e0:	str	w0, [sp, #1212]
 4e4:	ldur	x0, [x29, #-40]
 4e8:	ldr	w1, [sp, #1148]
 4ec:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 4f0:	add	x8, sp, #0x3f0
 4f4:	str	x0, [sp, #1008]
 4f8:	str	x1, [sp, #1016]
 4fc:	mov	x0, x8
 500:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 504:	tbnz	w0, #0, 518 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x45c>
 508:	ldr	x8, [sp, #384]
 50c:	ldr	q0, [x8, #480]
 510:	str	q0, [x8, #784]
 514:	b	648 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x58c>
 518:	add	x8, sp, #0x3d0
 51c:	mov	x0, x8
 520:	str	x8, [sp, #248]
 524:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 528:	ldr	x0, [sp, #1080]
 52c:	ldr	w9, [sp, #1148]
 530:	mov	w1, w9
 534:	ldur	x8, [x29, #-40]
 538:	str	x0, [sp, #240]
 53c:	mov	x0, x8
 540:	str	x1, [sp, #232]
 544:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 548:	bl	0 <_ZN4llvm9DWARFUnit17getCompilationDirEv>
 54c:	add	x8, sp, #0x3b8
 550:	str	x0, [sp, #224]
 554:	mov	x0, x8
 558:	ldr	x1, [sp, #224]
 55c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 560:	ldr	x2, [sp, #952]
 564:	ldr	x3, [sp, #960]
 568:	ldr	x0, [sp, #240]
 56c:	ldr	x1, [sp, #232]
 570:	mov	w4, #0x2                   	// #2
 574:	ldr	x5, [sp, #248]
 578:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 57c:	and	w9, w0, #0x1
 580:	strb	w9, [sp, #975]
 584:	ldrb	w9, [sp, #975]
 588:	mov	w10, #0x0                   	// #0
 58c:	str	w10, [sp, #220]
 590:	tbnz	w9, #0, 598 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4dc>
 594:	b	5a0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4e4>
 598:	mov	w8, #0x1                   	// #1
 59c:	str	w8, [sp, #220]
 5a0:	ldr	w8, [sp, #220]
 5a4:	tbnz	w8, #0, 5ac <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4f0>
 5a8:	b	5b0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4f4>
 5ac:	b	5c8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x50c>
 5b0:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 5b4:	add	x0, x0, #0x0
 5b8:	ldr	x1, [sp, #376]
 5bc:	mov	w2, #0x91                  	// #145
 5c0:	ldr	x3, [sp, #368]
 5c4:	bl	0 <__assert_fail>
 5c8:	ldr	x8, [sp, #360]
 5cc:	add	x0, x8, #0xd8
 5d0:	add	x9, sp, #0x388
 5d4:	str	x0, [sp, #208]
 5d8:	mov	x0, x9
 5dc:	add	x10, sp, #0x3d0
 5e0:	mov	x1, x10
 5e4:	str	x9, [sp, #200]
 5e8:	str	x10, [sp, #192]
 5ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 5f0:	ldur	x2, [x29, #-48]
 5f4:	ldr	x0, [sp, #208]
 5f8:	ldr	x1, [sp, #200]
 5fc:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 600:	str	x0, [sp, #936]
 604:	str	x1, [sp, #944]
 608:	add	x8, sp, #0x2a9
 60c:	ldur	q0, [x8, #255]
 610:	ldr	x8, [sp, #384]
 614:	str	q0, [x8, #784]
 618:	ldr	x0, [sp, #200]
 61c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 620:	ldur	x0, [x29, #-40]
 624:	ldr	w1, [sp, #1148]
 628:	ldr	x8, [sp, #384]
 62c:	ldr	q0, [x8, #784]
 630:	str	q0, [x8, #352]
 634:	ldr	x2, [sp, #880]
 638:	ldr	x3, [sp, #888]
 63c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 640:	ldr	x0, [sp, #192]
 644:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 648:	ldr	w8, [sp, #1212]
 64c:	cbnz	w8, 674 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5b8>
 650:	sub	x0, x29, #0xd0
 654:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 658:	tbnz	w0, #0, 660 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5a4>
 65c:	b	674 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x5b8>
 660:	sub	x0, x29, #0x8
 664:	mov	x8, xzr
 668:	mov	x1, x8
 66c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 670:	b	aa8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9ec>
 674:	ldur	x0, [x29, #-24]
 678:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 67c:	add	x8, sp, #0x35c
 680:	str	w0, [sp, #860]
 684:	mov	x0, x8
 688:	sub	x1, x29, #0x38
 68c:	sub	x2, x29, #0xd0
 690:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 694:	add	x8, sp, #0x360
 698:	str	x0, [sp, #864]
 69c:	mov	x0, x8
 6a0:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6a4:	str	w0, [sp, #876]
 6a8:	ldur	w9, [x29, #-56]
 6ac:	mov	w10, #0x0                   	// #0
 6b0:	cmp	w9, #0x39
 6b4:	str	w10, [sp, #188]
 6b8:	b.ne	6f0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x634>  // b.any
 6bc:	ldr	x8, [sp, #384]
 6c0:	ldr	q0, [x8, #816]
 6c4:	str	q0, [x8, #304]
 6c8:	add	x0, sp, #0x330
 6cc:	adrp	x1, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6d0:	add	x1, x1, #0x0
 6d4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6d8:	ldr	x0, [sp, #832]
 6dc:	ldr	x1, [sp, #840]
 6e0:	ldr	x2, [sp, #816]
 6e4:	ldr	x3, [sp, #824]
 6e8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6ec:	str	w0, [sp, #188]
 6f0:	ldr	w8, [sp, #188]
 6f4:	tbnz	w8, #0, 6fc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x640>
 6f8:	b	71c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x660>
 6fc:	add	x0, sp, #0x36c
 700:	sub	x1, x29, #0xf0
 704:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 708:	add	x8, sp, #0x328
 70c:	str	x0, [sp, #808]
 710:	mov	x0, x8
 714:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 718:	str	w0, [sp, #876]
 71c:	ldr	w1, [sp, #876]
 720:	ldr	w2, [sp, #1212]
 724:	ldr	w3, [sp, #1208]
 728:	ldur	w8, [x29, #-56]
 72c:	ldr	x9, [sp, #384]
 730:	ldr	q0, [x9, #816]
 734:	str	q0, [x9, #176]
 738:	ldr	q0, [x9, #784]
 73c:	str	q0, [x9, #160]
 740:	ldur	x10, [x29, #-24]
 744:	add	x0, sp, #0x2a0
 748:	str	xzr, [sp, #672]
 74c:	str	xzr, [sp, #680]
 750:	str	w1, [sp, #184]
 754:	str	w2, [sp, #180]
 758:	str	w3, [sp, #176]
 75c:	str	w8, [sp, #172]
 760:	str	x10, [sp, #160]
 764:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 768:	ldr	x5, [sp, #704]
 76c:	ldr	x6, [sp, #712]
 770:	ldr	x9, [sp, #688]
 774:	ldr	x10, [sp, #696]
 778:	ldr	x11, [sp, #672]
 77c:	ldr	x12, [sp, #680]
 780:	add	x13, sp, #0x2d8
 784:	mov	x0, x13
 788:	ldr	w1, [sp, #184]
 78c:	ldr	w2, [sp, #180]
 790:	ldr	w3, [sp, #176]
 794:	ldr	w8, [sp, #172]
 798:	mov	w4, w8
 79c:	mov	x14, sp
 7a0:	str	x9, [x14]
 7a4:	mov	x9, sp
 7a8:	str	x10, [x9, #8]
 7ac:	mov	x9, sp
 7b0:	ldr	x10, [sp, #160]
 7b4:	str	x10, [x9, #16]
 7b8:	mov	x9, sp
 7bc:	str	x11, [x9, #24]
 7c0:	mov	x9, sp
 7c4:	str	x12, [x9, #32]
 7c8:	mov	x9, sp
 7cc:	str	wzr, [x9, #40]
 7d0:	str	x13, [sp, #152]
 7d4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 7d8:	ldr	x9, [sp, #360]
 7dc:	add	x0, x9, #0xb8
 7e0:	add	x10, sp, #0x280
 7e4:	mov	x8, x10
 7e8:	ldr	x1, [sp, #152]
 7ec:	str	x10, [sp, #144]
 7f0:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 7f4:	ldr	x8, [sp, #360]
 7f8:	add	x0, x8, #0xb8
 7fc:	add	x9, sp, #0x240
 800:	mov	x8, x9
 804:	str	x9, [sp, #136]
 808:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 80c:	add	x8, sp, #0x260
 810:	mov	x0, x8
 814:	ldr	x1, [sp, #136]
 818:	str	x8, [sp, #128]
 81c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 820:	ldr	x0, [sp, #144]
 824:	ldr	x1, [sp, #128]
 828:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 82c:	tbnz	w0, #0, 834 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x778>
 830:	b	998 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8dc>
 834:	mov	x0, #0x50                  	// #80
 838:	ldr	x1, [sp, #360]
 83c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 840:	ldr	w1, [sp, #876]
 844:	ldr	w2, [sp, #1212]
 848:	ldr	w3, [sp, #1208]
 84c:	ldur	w8, [x29, #-56]
 850:	ldr	x9, [sp, #384]
 854:	ldr	q0, [x9, #816]
 858:	str	q0, [x9, #16]
 85c:	ldr	q0, [x9, #784]
 860:	str	q0, [x9]
 864:	ldur	x10, [x29, #-24]
 868:	ldur	x11, [x29, #-32]
 86c:	ldr	q0, [x11]
 870:	str	q0, [sp, #512]
 874:	ldur	x11, [x29, #-40]
 878:	str	x0, [sp, #120]
 87c:	mov	x0, x11
 880:	str	w1, [sp, #116]
 884:	str	w2, [sp, #112]
 888:	str	w3, [sp, #108]
 88c:	str	w8, [sp, #104]
 890:	str	x10, [sp, #96]
 894:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 898:	ldr	x5, [sp, #544]
 89c:	ldr	x6, [sp, #552]
 8a0:	ldr	x9, [sp, #528]
 8a4:	ldr	x10, [sp, #536]
 8a8:	ldr	x11, [sp, #512]
 8ac:	ldr	x12, [sp, #520]
 8b0:	ldr	x13, [sp, #120]
 8b4:	str	w0, [sp, #92]
 8b8:	mov	x0, x13
 8bc:	ldr	w1, [sp, #116]
 8c0:	ldr	w2, [sp, #112]
 8c4:	ldr	w3, [sp, #108]
 8c8:	ldr	w8, [sp, #104]
 8cc:	mov	w4, w8
 8d0:	mov	x14, sp
 8d4:	str	x9, [x14]
 8d8:	mov	x9, sp
 8dc:	str	x10, [x9, #8]
 8e0:	mov	x9, sp
 8e4:	ldr	x10, [sp, #96]
 8e8:	str	x10, [x9, #16]
 8ec:	mov	x9, sp
 8f0:	str	x11, [x9, #24]
 8f4:	mov	x9, sp
 8f8:	str	x12, [x9, #32]
 8fc:	mov	x9, sp
 900:	ldr	w8, [sp, #92]
 904:	str	w8, [x9, #40]
 908:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 90c:	add	x1, sp, #0x230
 910:	ldr	x9, [sp, #120]
 914:	str	x9, [sp, #560]
 918:	ldr	x10, [sp, #360]
 91c:	add	x0, x10, #0xb8
 920:	add	x11, sp, #0x1d8
 924:	mov	x8, x11
 928:	str	x11, [sp, #80]
 92c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 930:	add	x8, sp, #0x1c8
 934:	str	x8, [sp, #72]
 938:	add	x0, sp, #0x280
 93c:	add	x1, sp, #0x23f
 940:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 944:	ldr	x0, [sp, #72]
 948:	ldr	x1, [sp, #80]
 94c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 950:	ldrb	w15, [sp, #575]
 954:	mov	w16, #0x0                   	// #0
 958:	str	w16, [sp, #68]
 95c:	tbnz	w15, #0, 964 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8a8>
 960:	b	96c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8b0>
 964:	mov	w8, #0x1                   	// #1
 968:	str	w8, [sp, #68]
 96c:	ldr	w8, [sp, #68]
 970:	tbnz	w8, #0, 978 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8bc>
 974:	b	97c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8c0>
 978:	b	994 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8d8>
 97c:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 980:	add	x0, x0, #0x0
 984:	ldr	x1, [sp, #376]
 988:	mov	w2, #0xbc                  	// #188
 98c:	ldr	x3, [sp, #368]
 990:	bl	0 <__assert_fail>
 994:	b	9dc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x920>
 998:	ldur	w8, [x29, #-56]
 99c:	cmp	w8, #0x39
 9a0:	b.eq	9dc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x920>  // b.none
 9a4:	add	x0, sp, #0x280
 9a8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9ac:	ldr	x0, [x0]
 9b0:	ldur	x1, [x29, #-40]
 9b4:	ldur	x2, [x29, #-32]
 9b8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9bc:	tbnz	w0, #0, 9dc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x920>
 9c0:	add	x0, sp, #0x280
 9c4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9c8:	ldr	x1, [x0]
 9cc:	sub	x0, x29, #0x8
 9d0:	mov	w2, #0x1                   	// #1
 9d4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9d8:	b	aa8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9ec>
 9dc:	ldr	x8, [sp, #360]
 9e0:	add	x0, x8, #0xb8
 9e4:	add	x9, sp, #0x188
 9e8:	mov	x8, x9
 9ec:	str	x9, [sp, #56]
 9f0:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9f4:	add	x8, sp, #0x1a8
 9f8:	mov	x0, x8
 9fc:	ldr	x1, [sp, #56]
 a00:	str	x8, [sp, #48]
 a04:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 a08:	add	x0, sp, #0x280
 a0c:	ldr	x1, [sp, #48]
 a10:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 a14:	tbnz	w0, #0, a1c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x960>
 a18:	b	a20 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x964>
 a1c:	b	a38 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x97c>
 a20:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 a24:	add	x0, x0, #0x0
 a28:	ldr	x1, [sp, #376]
 a2c:	mov	w2, #0xc5                  	// #197
 a30:	ldr	x3, [sp, #368]
 a34:	bl	0 <__assert_fail>
 a38:	ldur	w8, [x29, #-56]
 a3c:	cmp	w8, #0x2e
 a40:	b.ne	a6c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9b0>  // b.any
 a44:	ldur	x0, [x29, #-24]
 a48:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 a4c:	and	w8, w0, #0xffff
 a50:	cmp	w8, #0x13
 a54:	b.eq	a6c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9b0>  // b.none
 a58:	ldur	x0, [x29, #-24]
 a5c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 a60:	and	w8, w0, #0xffff
 a64:	cmp	w8, #0x2
 a68:	b.ne	a78 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9bc>  // b.any
 a6c:	ldur	w8, [x29, #-56]
 a70:	cmp	w8, #0x17
 a74:	b.ne	a94 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9d8>  // b.any
 a78:	add	x0, sp, #0x280
 a7c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 a80:	ldr	x1, [x0]
 a84:	sub	x0, x29, #0x8
 a88:	mov	w2, #0x1                   	// #1
 a8c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 a90:	b	aa8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x9ec>
 a94:	add	x0, sp, #0x280
 a98:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 a9c:	ldr	x1, [x0]
 aa0:	sub	x0, x29, #0x8
 aa4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 aa8:	ldur	x0, [x29, #-8]
 aac:	add	sp, sp, #0x610
 ab0:	ldr	x28, [sp, #16]
 ab4:	ldp	x29, x30, [sp], #32
 ab8:	ret

Disassembly of section .text._ZNK4llvm11CompileUnit11getUniqueIDEv:

0000000000000000 <_ZNK4llvm11CompileUnit11getUniqueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11CompileUnit11getOrigUnitEv:

0000000000000000 <_ZNK4llvm11CompileUnit11getOrigUnitEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit11getDIEIndexERKNS_8DWARFDieE:

0000000000000000 <_ZN4llvm9DWARFUnit11getDIEIndexERKNS_8DWARFDieE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm9DWARFUnit11getDIEIndexERKNS_8DWARFDieE>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm9DWARFUnit11getDIEIndexERKNS_8DWARFDieE>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm11CompileUnit7getInfoEj:

0000000000000000 <_ZN4llvm11CompileUnit7getInfoEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x10
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZN4llvm11CompileUnit7getInfoEj>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie6getTagEv:

0000000000000000 <_ZNK4llvm8DWARFDie6getTagEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNK4llvm8DWARFDie6getTagEv>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbz	x8, 34 <_ZNK4llvm8DWARFDie6getTagEv+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNK4llvm8DWARFDie6getTagEv>
  2c:	sturh	w0, [x29, #-2]
  30:	b	3c <_ZNK4llvm8DWARFDie6getTagEv+0x3c>
  34:	mov	w8, #0x0                   	// #0
  38:	sturh	w8, [x29, #-2]
  3c:	ldurh	w0, [x29, #-2]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC2ES2_:

0000000000000000 <_ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC2ES2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	str	xzr, [x8]
  1c:	ldr	x1, [sp]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC2ES2_>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm11DeclContext6getTagEv:

0000000000000000 <_ZNK4llvm11DeclContext6getTagEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #12]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm:

0000000000000000 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>
  2c:	str	x0, [sp, #16]
  30:	str	x1, [sp, #24]
  34:	ldr	x0, [sp]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #8]
  10:	cmp	x8, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt14numeric_limitsIjE3maxEv:

0000000000000000 <_ZNSt14numeric_limitsIjE3maxEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZNSt14numeric_limitsImE3maxEv:

0000000000000000 <_ZNSt14numeric_limitsImE3maxEv>:
   0:	mov	x0, #0xffffffffffffffff    	// #-1
   4:	ret

Disassembly of section .text._ZNK4llvm9DWARFUnit10getContextEv:

0000000000000000 <_ZNK4llvm9DWARFUnit10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14DWARFDebugLine9LineTable14hasFileAtIndexEm:

0000000000000000 <_ZNK4llvm14DWARFDebugLine9LineTable14hasFileAtIndexEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x8
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
  24:	and	w0, w0, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11CompileUnit15getResolvedPathEj:

0000000000000000 <_ZN4llvm11CompileUnit15getResolvedPathEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	str	w1, [sp, #20]
  14:	ldr	x8, [sp, #24]
  18:	ldr	w9, [sp, #20]
  1c:	mov	w10, w9
  20:	add	x0, x8, #0x2c0
  24:	str	x8, [sp, #8]
  28:	str	x10, [sp]
  2c:	bl	0 <_ZN4llvm11CompileUnit15getResolvedPathEj>
  30:	ldr	x8, [sp]
  34:	cmp	x8, x0
  38:	b.cc	50 <_ZN4llvm11CompileUnit15getResolvedPathEj+0x50>  // b.lo, b.ul, b.last
  3c:	sub	x0, x29, #0x10
  40:	stur	xzr, [x29, #-16]
  44:	stur	xzr, [x29, #-8]
  48:	bl	0 <_ZN4llvm11CompileUnit15getResolvedPathEj>
  4c:	b	6c <_ZN4llvm11CompileUnit15getResolvedPathEj+0x6c>
  50:	ldr	x8, [sp, #8]
  54:	add	x0, x8, #0x2c0
  58:	ldr	w9, [sp, #20]
  5c:	mov	w1, w9
  60:	bl	0 <_ZN4llvm11CompileUnit15getResolvedPathEj>
  64:	ldr	q0, [x0]
  68:	stur	q0, [x29, #-16]
  6c:	ldur	x0, [x29, #-16]
  70:	ldur	x1, [x29, #-8]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZNK4llvm14DWARFDebugLine9LineTable18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNK4llvm14DWARFDebugLine9LineTable18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w6, #0x2                   	// #2
  10:	stur	x2, [x29, #-16]
  14:	stur	x3, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	str	x1, [sp, #32]
  20:	str	w4, [sp, #28]
  24:	str	x5, [sp, #16]
  28:	ldur	x8, [x29, #-24]
  2c:	add	x0, x8, #0x8
  30:	ldr	x1, [sp, #32]
  34:	ldur	q0, [x29, #-16]
  38:	str	q0, [sp]
  3c:	ldr	w4, [sp, #28]
  40:	ldr	x5, [sp, #16]
  44:	ldr	x2, [sp]
  48:	ldr	x3, [sp, #8]
  4c:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
  50:	and	w0, w0, #0x1
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE:

0000000000000000 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x28, [sp, #16]
   8:	mov	x29, sp
   c:	sub	sp, sp, #0x570
  10:	mov	w8, #0x2                   	// #2
  14:	adrp	x9, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  18:	add	x9, x9, #0x0
  1c:	sub	x10, x29, #0x40
  20:	add	x11, sp, #0x420
  24:	add	x12, sp, #0x400
  28:	stur	x0, [x29, #-24]
  2c:	stur	x2, [x29, #-32]
  30:	ldur	x13, [x29, #-24]
  34:	mov	x0, x10
  38:	str	x1, [sp, #160]
  3c:	str	w8, [sp, #156]
  40:	str	x9, [sp, #144]
  44:	str	x11, [sp, #136]
  48:	str	x12, [sp, #128]
  4c:	str	x13, [sp, #120]
  50:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  54:	ldur	x0, [x29, #-64]
  58:	ldur	x1, [x29, #-56]
  5c:	ldr	w2, [sp, #156]
  60:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
  64:	stur	x0, [x29, #-48]
  68:	stur	x1, [x29, #-40]
  6c:	ldr	x0, [sp, #128]
  70:	ldr	x1, [sp, #160]
  74:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  78:	ldr	x0, [sp, #1024]
  7c:	ldr	x1, [sp, #1032]
  80:	ldr	w2, [sp, #156]
  84:	bl	0 <_ZN4llvm3sys4path11parent_pathENS_9StringRefENS1_5StyleE>
  88:	str	x0, [sp, #1040]
  8c:	str	x1, [sp, #1048]
  90:	ldr	x1, [sp, #1040]
  94:	ldr	x2, [sp, #1048]
  98:	ldr	x0, [sp, #136]
  9c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  a0:	ldr	x0, [sp, #136]
  a4:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  a8:	str	x0, [sp, #1008]
  ac:	str	x1, [sp, #1016]
  b0:	ldr	x1, [sp, #1008]
  b4:	ldr	x2, [sp, #1016]
  b8:	ldr	x0, [sp, #120]
  bc:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  c0:	cmp	x0, #0x0
  c4:	cset	w8, ne  // ne = any
  c8:	eor	w8, w8, #0x1
  cc:	tbnz	w8, #0, d4 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0xd4>
  d0:	b	18c <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x18c>
  d4:	add	x8, sp, #0x2e0
  d8:	mov	x0, x8
  dc:	str	x8, [sp, #112]
  e0:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  e4:	add	x8, sp, #0x2c8
  e8:	mov	x0, x8
  ec:	add	x9, sp, #0x420
  f0:	mov	x1, x9
  f4:	str	x8, [sp, #104]
  f8:	str	x9, [sp, #96]
  fc:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 100:	ldr	x0, [sp, #104]
 104:	ldr	x1, [sp, #112]
 108:	mov	w10, wzr
 10c:	and	w2, w10, #0x1
 110:	bl	0 <_ZN4llvm3sys2fs9real_pathERKNS_5TwineERNS_15SmallVectorImplIcEEb>
 114:	str	x0, [sp, #696]
 118:	str	x1, [sp, #704]
 11c:	ldr	x0, [sp, #112]
 120:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 124:	add	x8, sp, #0x258
 128:	str	x0, [sp, #600]
 12c:	str	x1, [sp, #608]
 130:	add	x9, sp, #0x268
 134:	str	x8, [sp, #88]
 138:	mov	x8, x9
 13c:	ldr	x0, [sp, #88]
 140:	str	x9, [sp, #80]
 144:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 148:	add	x8, sp, #0x288
 14c:	mov	x0, x8
 150:	ldr	x1, [sp, #96]
 154:	ldr	x2, [sp, #80]
 158:	str	x8, [sp, #72]
 15c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 160:	ldr	x0, [sp, #120]
 164:	ldr	x1, [sp, #72]
 168:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 16c:	str	x0, [sp, #584]
 170:	str	x1, [sp, #592]
 174:	ldr	x0, [sp, #72]
 178:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 17c:	ldr	x0, [sp, #80]
 180:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 184:	ldr	x0, [sp, #112]
 188:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 18c:	add	x8, sp, #0x420
 190:	mov	x0, x8
 194:	str	x8, [sp, #64]
 198:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 19c:	str	x0, [sp, #280]
 1a0:	str	x1, [sp, #288]
 1a4:	ldr	x1, [sp, #280]
 1a8:	ldr	x2, [sp, #288]
 1ac:	ldr	x0, [sp, #120]
 1b0:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1b4:	add	x8, sp, #0x128
 1b8:	str	x0, [sp, #56]
 1bc:	mov	x0, x8
 1c0:	ldr	x1, [sp, #56]
 1c4:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1c8:	ldr	x1, [sp, #296]
 1cc:	ldr	x2, [sp, #304]
 1d0:	add	x8, sp, #0x138
 1d4:	mov	x0, x8
 1d8:	str	x8, [sp, #48]
 1dc:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1e0:	add	x8, sp, #0x100
 1e4:	mov	x0, x8
 1e8:	sub	x1, x29, #0x30
 1ec:	str	x8, [sp, #40]
 1f0:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1f4:	add	x8, sp, #0xe8
 1f8:	mov	x0, x8
 1fc:	ldr	x1, [sp, #144]
 200:	str	x8, [sp, #32]
 204:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 208:	add	x8, sp, #0xd0
 20c:	mov	x0, x8
 210:	ldr	x1, [sp, #144]
 214:	str	x8, [sp, #24]
 218:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 21c:	add	x8, sp, #0xb8
 220:	mov	x0, x8
 224:	ldr	x1, [sp, #144]
 228:	str	x8, [sp, #16]
 22c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 230:	ldr	x0, [sp, #48]
 234:	ldr	x1, [sp, #40]
 238:	ldr	x2, [sp, #32]
 23c:	ldr	x3, [sp, #24]
 240:	ldr	x4, [sp, #16]
 244:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 248:	ldur	x0, [x29, #-32]
 24c:	ldr	x8, [sp, #48]
 250:	str	x0, [sp, #8]
 254:	mov	x0, x8
 258:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 25c:	str	x0, [sp, #168]
 260:	str	x1, [sp, #176]
 264:	ldr	x1, [sp, #168]
 268:	ldr	x2, [sp, #176]
 26c:	ldr	x0, [sp, #8]
 270:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 274:	stur	x0, [x29, #-16]
 278:	stur	x1, [x29, #-8]
 27c:	ldr	x0, [sp, #48]
 280:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 284:	ldr	x0, [sp, #64]
 288:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 28c:	ldur	x0, [x29, #-16]
 290:	ldur	x1, [x29, #-8]
 294:	add	sp, sp, #0x570
 298:	ldr	x28, [sp, #16]
 29c:	ldp	x29, x30, [sp], #32
 2a0:	ret

Disassembly of section .text._ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE:

0000000000000000 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x2, [x29, #-16]
  10:	stur	x3, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	str	w1, [sp, #20]
  1c:	ldr	x8, [sp, #24]
  20:	add	x0, x8, #0x2c0
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>
  2c:	ldr	w9, [sp, #20]
  30:	mov	w8, w9
  34:	cmp	x0, x8
  38:	b.hi	58 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE+0x58>  // b.pmore
  3c:	ldr	x8, [sp, #8]
  40:	add	x0, x8, #0x2c0
  44:	ldr	w9, [sp, #20]
  48:	add	w9, w9, #0x1
  4c:	mov	w10, w9
  50:	ubfx	x1, x10, #0, #32
  54:	bl	0 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>
  58:	ldr	x8, [sp, #8]
  5c:	add	x0, x8, #0x2c0
  60:	ldr	w9, [sp, #20]
  64:	mov	w1, w9
  68:	bl	0 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>
  6c:	ldur	q0, [x29, #-16]
  70:	str	q0, [x0]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_:

0000000000000000 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-24]
  1c:	stur	x2, [x29, #-32]
  20:	mov	x0, x9
  24:	str	x8, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  30:	ldr	x8, [sp]
  34:	add	x3, x8, #0x40
  38:	ldur	x4, [x29, #-16]
  3c:	ldur	x5, [x29, #-24]
  40:	ldur	x6, [x29, #-32]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	mov	x2, x8
  50:	bl	0 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  54:	stur	x0, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #176]
  60:	add	sp, sp, #0xc0
  64:	ret

Disassembly of section .text._ZNK4llvm11DeclContext20getQualifiedNameHashEv:

0000000000000000 <_ZNK4llvm11DeclContext20getQualifiedNameHashEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9hash_codecvmEv:

0000000000000000 <_ZNK4llvm9hash_codecvmEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-8]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #24]
  20:	ldr	q0, [sp, #16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_:

0000000000000000 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x18
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-24]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x9, [sp, #8]
  28:	bl	0 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  2c:	ldr	x8, [sp, #8]
  30:	add	x3, x8, #0x40
  34:	ldur	x4, [x29, #-16]
  38:	ldur	x5, [x29, #-24]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	mov	x2, x8
  48:	bl	0 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  4c:	stur	x0, [x29, #-8]
  50:	ldur	x0, [x29, #-8]
  54:	ldp	x29, x30, [sp, #176]
  58:	add	sp, sp, #0xc0
  5c:	ret

Disassembly of section .text._ZN4llvm8DWARFDieC2Ev:

0000000000000000 <_ZN4llvm8DWARFDieC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11DeclContextC2EjjjtNS_9StringRefES1_RKS0_NS_8DWARFDieEj:

0000000000000000 <_ZN4llvm11DeclContextC2EjjjtNS_9StringRefES1_RKS0_NS_8DWARFDieEj>:
   0:	sub	sp, sp, #0x60
   4:	ldr	x8, [sp, #96]
   8:	ldr	x9, [sp, #104]
   c:	ldr	x10, [sp, #112]
  10:	ldr	x11, [sp, #120]
  14:	ldr	x12, [sp, #128]
  18:	ldr	w13, [sp, #136]
  1c:	str	x5, [sp, #80]
  20:	str	x6, [sp, #88]
  24:	str	x8, [sp, #64]
  28:	str	x9, [sp, #72]
  2c:	str	x11, [sp, #48]
  30:	str	x12, [sp, #56]
  34:	str	x0, [sp, #40]
  38:	str	w1, [sp, #36]
  3c:	str	w2, [sp, #32]
  40:	str	w3, [sp, #28]
  44:	strh	w4, [sp, #26]
  48:	str	x10, [sp, #16]
  4c:	str	w13, [sp, #12]
  50:	ldr	x8, [sp, #40]
  54:	ldr	w13, [sp, #36]
  58:	str	w13, [x8]
  5c:	ldr	w13, [sp, #32]
  60:	str	w13, [x8, #4]
  64:	ldr	w13, [sp, #28]
  68:	str	w13, [x8, #8]
  6c:	ldrh	w13, [sp, #26]
  70:	strh	w13, [x8, #12]
  74:	ldrb	w13, [x8, #14]
  78:	and	w13, w13, #0xfffffffe
  7c:	strb	w13, [x8, #14]
  80:	ldr	q0, [sp, #80]
  84:	str	q0, [x8, #16]
  88:	ldr	q0, [sp, #64]
  8c:	str	q0, [x8, #32]
  90:	ldr	x9, [sp, #16]
  94:	str	x9, [x8, #48]
  98:	ldr	q0, [sp, #48]
  9c:	stur	q0, [x8, #56]
  a0:	ldr	w13, [sp, #12]
  a4:	str	w13, [x8, #72]
  a8:	str	wzr, [x8, #76]
  ac:	add	sp, sp, #0x60
  b0:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E4findEPKS2_:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E4findEPKS2_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x9, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x8, [sp, #8]
  24:	mov	x8, x9
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E4findEPKS2_>
  30:	ldr	x0, [sp, #8]
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E4findEPKS2_>
  3c:	ldp	x29, x30, [sp, #64]
  40:	add	sp, sp, #0x50
  44:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratoreqERKNSA_13ConstIteratorE:

0000000000000000 <_ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratoreqERKNSA_13ConstIteratorE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratoreqERKNSA_13ConstIteratorE>
  20:	and	w0, w0, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E3endEv:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E3endEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x9, sp, #0x18
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #16]
  1c:	mov	x8, x9
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E3endEv>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E3endEv>
  34:	ldp	x29, x30, [sp, #64]
  38:	add	sp, sp, #0x50
  3c:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E13ConstIteratorC2ERKNSA_8IteratorE:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E13ConstIteratorC2ERKNSA_8IteratorE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E13ConstIteratorC2ERKNSA_8IteratorE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE:

0000000000000000 <_ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0x10                  	// #16
  10:	sub	x9, x29, #0x18
  14:	sub	x10, x29, #0x20
  18:	stur	x0, [x29, #-8]
  1c:	stur	x1, [x29, #-16]
  20:	ldur	x0, [x29, #-16]
  24:	ldur	x1, [x29, #-8]
  28:	ldur	x11, [x29, #-8]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x11
  34:	str	x8, [sp, #32]
  38:	str	x9, [sp, #24]
  3c:	str	x10, [sp, #16]
  40:	str	x1, [sp, #8]
  44:	bl	0 <_ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE>
  48:	stur	x0, [x29, #-24]
  4c:	ldr	x8, [sp, #32]
  50:	stur	x8, [x29, #-32]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [sp, #16]
  5c:	bl	0 <_ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE>
  60:	ldr	x2, [x0]
  64:	ldr	x0, [sp, #40]
  68:	ldr	x1, [sp, #8]
  6c:	bl	0 <_ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE>
  70:	ldp	x29, x30, [sp, #80]
  74:	add	sp, sp, #0x60
  78:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E6insertERKS3_:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E6insertERKS3_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x2, x29, #0x11
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	str	x8, [sp, #8]
  28:	mov	x8, x9
  2c:	str	x9, [sp]
  30:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E6insertERKS3_>
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E6insertERKS3_>
  40:	ldp	x29, x30, [sp, #80]
  44:	add	sp, sp, #0x60
  48:	ret

Disassembly of section .text._ZSt3tieIJN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEESt5tupleIJDpRT_EESG_:

0000000000000000 <_ZSt3tieIJN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEESt5tupleIJDpRT_EESG_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	ldr	x1, [sp, #16]
  1c:	ldr	x2, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt3tieIJN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEESt5tupleIJDpRT_EESG_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E:

0000000000000000 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  34:	ldr	x8, [sp, #16]
  38:	ldr	q0, [x8]
  3c:	str	q0, [x0]
  40:	ldr	q0, [x8, #16]
  44:	str	q0, [x0, #16]
  48:	ldur	x9, [x29, #-16]
  4c:	add	x0, x9, #0x20
  50:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  54:	ldrb	w10, [x0]
  58:	ldr	x0, [sp, #24]
  5c:	str	w10, [sp, #12]
  60:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  64:	ldr	x8, [sp, #24]
  68:	mov	x0, x8
  6c:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  70:	ldr	w10, [sp, #12]
  74:	and	w10, w10, #0x1
  78:	strb	w10, [x0]
  7c:	ldr	x0, [sp, #24]
  80:	ldp	x29, x30, [sp, #48]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratordeEv:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratordeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratordeEv>
  18:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratordeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC2ES2_j:

0000000000000000 <_ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC2ES2_j>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x8, [x29, #-8]
  1c:	str	xzr, [x8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	w2, [sp, #12]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC2ES2_j>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorneERKNSA_13ConstIteratorE:

0000000000000000 <_ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorneERKNSA_13ConstIteratorE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorneERKNSA_13ConstIteratorE>
  20:	and	w0, w0, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE:

0000000000000000 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	add	x0, x8, #0x220
  1c:	str	x8, [sp, #32]
  20:	bl	0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  24:	stur	x0, [x29, #-24]
  28:	ldur	x8, [x29, #-16]
  2c:	ldur	x9, [x29, #-24]
  30:	mov	w10, #0x0                   	// #0
  34:	cmp	x8, x9
  38:	str	w10, [sp, #28]
  3c:	b.cc	7c <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE+0x7c>  // b.lo, b.ul, b.last
  40:	ldur	x8, [x29, #-16]
  44:	ldur	x9, [x29, #-24]
  48:	ldr	x10, [sp, #32]
  4c:	add	x0, x10, #0x220
  50:	str	x8, [sp, #16]
  54:	str	x9, [sp, #8]
  58:	bl	0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  5c:	mov	x8, #0x18                  	// #24
  60:	mul	x8, x8, x0
  64:	ldr	x9, [sp, #8]
  68:	add	x8, x9, x8
  6c:	ldr	x10, [sp, #16]
  70:	cmp	x10, x8
  74:	cset	w11, cc  // cc = lo, ul, last
  78:	str	w11, [sp, #28]
  7c:	ldr	w8, [sp, #28]
  80:	tbnz	w8, #0, 88 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE+0x88>
  84:	b	8c <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE+0x8c>
  88:	b	ac <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE+0xac>
  8c:	adrp	x0, 0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  90:	add	x0, x0, #0x0
  94:	adrp	x1, 0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  98:	add	x1, x1, #0x0
  9c:	mov	w2, #0xf3                  	// #243
  a0:	adrp	x3, 0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  a4:	add	x3, x3, #0x0
  a8:	bl	0 <__assert_fail>
  ac:	ldur	x8, [x29, #-16]
  b0:	ldur	x9, [x29, #-24]
  b4:	subs	x8, x8, x9
  b8:	mov	x9, #0x18                  	// #24
  bc:	sdiv	x8, x8, x9
  c0:	mov	w0, w8
  c4:	ldp	x29, x30, [sp, #64]
  c8:	add	sp, sp, #0x50
  cc:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie17getDebugInfoEntryEv:

0000000000000000 <_ZNK4llvm8DWARFDie17getDebugInfoEntryEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4dataEv:

0000000000000000 <_ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x1, [x8]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4dataEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x18                  	// #24
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE11_M_data_ptrIS1_EEPT_S6_:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE11_M_data_ptrIS1_EEPT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x20                  	// #32
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv:

0000000000000000 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x30>
  2c:	b	38 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x44>
  40:	b	48 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x48>
  44:	b	68 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x3c                  	// #60
  5c:	adrp	x3, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x8, [sp, #16]
  6c:	ldr	x0, [x8, #8]
  70:	bl	0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm28DWARFAbbreviationDeclaration6getTagEv:

0000000000000000 <_ZNK4llvm28DWARFAbbreviationDeclaration6getTagEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie7isValidEv:

0000000000000000 <_ZNK4llvm8DWARFDie7isValidEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	ldr	x9, [x8]
  10:	mov	w10, #0x0                   	// #0
  14:	str	x8, [sp, #16]
  18:	str	w10, [sp, #12]
  1c:	cbz	x9, 34 <_ZNK4llvm8DWARFDie7isValidEv+0x34>
  20:	ldr	x8, [sp, #16]
  24:	ldr	x9, [x8, #8]
  28:	cmp	x9, #0x0
  2c:	cset	w10, ne  // ne = any
  30:	str	w10, [sp, #12]
  34:	ldr	w8, [sp, #12]
  38:	and	w0, w8, #0x1
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm19DWARFDebugInfoEntry29getAbbreviationDeclarationPtrEv:

0000000000000000 <_ZNK4llvm19DWARFDebugInfoEntry29getAbbreviationDeclarationPtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE:

0000000000000000 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  18:	tbnz	w0, #0, 20 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x20>
  1c:	b	38 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x38>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  28:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
  2c:	str	x0, [sp, #16]
  30:	str	x1, [sp, #24]
  34:	b	44 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x44>
  38:	add	x0, sp, #0x10
  3c:	mov	w1, #0x1                   	// #1
  40:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  44:	ldr	x0, [sp, #16]
  48:	ldr	x1, [sp, #24]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_:

0000000000000000 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  24:	tbnz	w0, #0, 2c <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x2c>
  28:	b	44 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x44>
  2c:	ldr	x0, [sp, #8]
  30:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  34:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  38:	ldr	x8, [x0]
  3c:	str	x8, [sp]
  40:	b	54 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x54>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  4c:	ldr	x8, [x0]
  50:	str	x8, [sp]
  54:	ldr	x8, [sp]
  58:	mov	x0, x8
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalImEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalImEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm8OptionalImEC2ENS_8NoneTypeE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #48]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv:

0000000000000000 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #48]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x24>
  20:	b	28 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x28>
  24:	b	48 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0xb1                  	// #177
  3c:	adrp	x3, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageImLb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageImLb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8OptionalImE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalImE8hasValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalImE8hasValueEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNR4llvm8OptionalImE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalImE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalImE8getValueEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt7forwardIRmEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRmEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageImLb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageImLb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #8]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv+0x24>
  20:	b	28 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv+0x28>
  24:	b	48 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0xad                  	// #173
  3c:	adrp	x3, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x10                  	// #16
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x10                  	// #16
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2ENS_9StringRefE:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC2ENS_9StringRefE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x0, [x29, #-24]
  20:	str	x0, [sp, #32]
  24:	mov	x0, x8
  28:	str	x8, [sp, #24]
  2c:	bl	0 <_ZN4llvm11SmallStringILj256EEC2ENS_9StringRefE>
  30:	ldr	x8, [sp, #24]
  34:	str	x0, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm11SmallStringILj256EEC2ENS_9StringRefE>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #16]
  50:	ldr	x2, [sp, #8]
  54:	bl	0 <_ZN4llvm11SmallStringILj256EEC2ENS_9StringRefE>
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE:

0000000000000000 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	w8, wzr
  10:	mov	w9, #0x1                   	// #1
  14:	sub	x10, x29, #0x20
  18:	add	x11, sp, #0x28
  1c:	stur	x1, [x29, #-16]
  20:	stur	x2, [x29, #-8]
  24:	stur	x0, [x29, #-24]
  28:	ldur	x12, [x29, #-24]
  2c:	ldur	q0, [x29, #-16]
  30:	str	q0, [sp, #48]
  34:	ldr	x1, [sp, #48]
  38:	ldr	x2, [sp, #56]
  3c:	mov	x0, x12
  40:	str	w8, [sp, #36]
  44:	str	w9, [sp, #32]
  48:	str	x10, [sp, #24]
  4c:	str	x11, [sp, #16]
  50:	str	x12, [sp, #8]
  54:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE>
  58:	stur	x0, [x29, #-32]
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE>
  64:	str	x0, [sp, #40]
  68:	ldr	x0, [sp, #24]
  6c:	ldr	x1, [sp, #16]
  70:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE>
  74:	tst	w0, #0x1
  78:	ldr	w8, [sp, #36]
  7c:	ldr	w9, [sp, #32]
  80:	csel	w13, w8, w9, ne  // ne = any
  84:	mov	w1, w13
  88:	sxtw	x0, w1
  8c:	ldp	x29, x30, [sp, #96]
  90:	add	sp, sp, #0x70
  94:	ret

Disassembly of section .text._ZNK4llvm11SmallStringILj256EEcvNS_9StringRefEEv:

0000000000000000 <_ZNK4llvm11SmallStringILj256EEcvNS_9StringRefEEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11SmallStringILj256EEcvNS_9StringRefEEv>
  18:	str	x0, [sp, #16]
  1c:	str	x1, [sp, #24]
  20:	ldr	x0, [sp, #16]
  24:	ldr	x1, [sp, #24]
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj256EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x6                   	// #6
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x128                 	// #296
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES6_E:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES6_E>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x0, [x29, #-24]
  14:	ldr	q0, [x1]
  18:	str	q0, [sp, #16]
  1c:	add	x8, x1, #0x10
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES6_E>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x3, [sp]
  44:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES6_E>
  48:	stur	x0, [x29, #-16]
  4c:	stur	x1, [x29, #-8]
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_>
  28:	bl	0 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [x8]
  34:	str	x1, [x8, #8]
  38:	add	x0, x8, #0x10
  3c:	ldr	x9, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x9
  48:	bl	0 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_>
  4c:	ldr	x8, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x8
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj256EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEEixENS_9StringRefE:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEEixENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	add	x8, sp, #0x28
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x0, [x29, #-24]
  20:	ldur	q0, [x29, #-16]
  24:	str	q0, [sp, #16]
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #24]
  30:	str	x8, [sp, #8]
  34:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEEixENS_9StringRefE>
  38:	str	x0, [sp, #40]
  3c:	str	x1, [sp, #48]
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEEixENS_9StringRefE>
  48:	add	x0, x0, #0x8
  4c:	ldp	x29, x30, [sp, #80]
  50:	add	sp, sp, #0x60
  54:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	stur	x0, [x29, #-8]
  18:	str	x1, [sp, #16]
  1c:	ldur	x10, [x29, #-8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	strb	w9, [x10, #16]
  2c:	strb	w9, [x10, #17]
  30:	ldr	x8, [sp, #16]
  34:	ldrb	w9, [x8]
  38:	str	x10, [sp, #8]
  3c:	cbz	w9, 58 <_ZN4llvm5TwineC2EPKc+0x58>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x9, [sp, #8]
  48:	str	x8, [x9]
  4c:	mov	w10, #0x3                   	// #3
  50:	strb	w10, [x9, #16]
  54:	b	64 <_ZN4llvm5TwineC2EPKc+0x64>
  58:	mov	w8, #0x1                   	// #1
  5c:	ldr	x9, [sp, #8]
  60:	strb	w8, [x9, #16]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm5TwineC2EPKc>
  6c:	mov	w8, #0x0                   	// #0
  70:	str	w8, [sp, #4]
  74:	tbnz	w0, #0, 7c <_ZN4llvm5TwineC2EPKc+0x7c>
  78:	b	84 <_ZN4llvm5TwineC2EPKc+0x84>
  7c:	mov	w8, #0x1                   	// #1
  80:	str	w8, [sp, #4]
  84:	ldr	w8, [sp, #4]
  88:	tbnz	w8, #0, 90 <_ZN4llvm5TwineC2EPKc+0x90>
  8c:	b	94 <_ZN4llvm5TwineC2EPKc+0x94>
  90:	b	b4 <_ZN4llvm5TwineC2EPKc+0xb4>
  94:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  98:	add	x0, x0, #0x0
  9c:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x112                 	// #274
  a8:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  ac:	add	x3, x3, #0x0
  b0:	bl	0 <__assert_fail>
  b4:	ldp	x29, x30, [sp, #32]
  b8:	add	sp, sp, #0x30
  bc:	ret

Disassembly of section .text._ZNK4llvm9StringRef5beginEv:

0000000000000000 <_ZNK4llvm9StringRef5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	add	x0, x9, x8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2IPKcvEET_S5_:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC2IPKcvEET_S5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x100                 	// #256
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x9
  24:	mov	w1, w8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC2IPKcvEET_S5_>
  30:	ldr	x1, [sp, #16]
  34:	ldr	x2, [sp, #8]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC2IPKcvEET_S5_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_:

0000000000000000 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	str	x8, [sp, #40]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	ldr	x0, [sp, #40]
  38:	str	x8, [sp, #32]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  40:	ldr	x8, [sp, #40]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  50:	ldr	x8, [sp, #24]
  54:	subs	x9, x8, x0
  58:	ldr	x10, [sp, #32]
  5c:	cmp	x10, x9
  60:	b.ls	7c <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x7c>  // b.plast
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  6c:	ldur	x8, [x29, #-32]
  70:	add	x1, x0, x8
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #40]
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x8
  90:	str	x1, [sp, #8]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	ldr	x2, [sp]
  ac:	mov	x9, xzr
  b0:	mov	x3, x9
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  c0:	ldur	x8, [x29, #-32]
  c4:	add	x1, x0, x8
  c8:	ldr	x0, [sp, #40]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  d0:	ldp	x29, x30, [sp, #80]
  d4:	add	sp, sp, #0x60
  d8:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_:

0000000000000000 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	4c <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS4_E4typeES6_EE5valueEvE4typeE+0x4c>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x1                   	// #1
  44:	mul	x2, x8, x9
  48:	bl	0 <memcpy>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	strb	w2, [sp, #31]
   8:	str	x0, [sp, #16]
   c:	str	x1, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [sp, #16]
  18:	subs	x0, x8, x9
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_:

0000000000000000 <_ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE:

0000000000000000 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	w8, #0xffffffff            	// #-1
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	ldur	q0, [x29, #-24]
  24:	str	q0, [sp, #16]
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #24]
  30:	mov	x0, x9
  34:	str	w8, [sp, #12]
  38:	str	x9, [sp]
  3c:	bl	0 <_ZNK4llvm13StringMapImpl7FindKeyENS_9StringRefE>
  40:	stur	w0, [x29, #-36]
  44:	ldur	w8, [x29, #-36]
  48:	ldr	w10, [sp, #12]
  4c:	cmp	w8, w10
  50:	b.ne	64 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE+0x64>  // b.any
  54:	ldr	x0, [sp]
  58:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE>
  5c:	stur	x0, [x29, #-8]
  60:	b	8c <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE+0x8c>
  64:	ldr	x8, [sp]
  68:	ldr	x9, [x8]
  6c:	ldursw	x10, [x29, #-36]
  70:	mov	x11, #0x8                   	// #8
  74:	mul	x10, x11, x10
  78:	add	x1, x9, x10
  7c:	sub	x0, x29, #0x8
  80:	mov	w12, #0x1                   	// #1
  84:	and	w2, w12, #0x1
  88:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE>
  8c:	ldur	x0, [x29, #-8]
  90:	ldp	x29, x30, [sp, #80]
  94:	add	sp, sp, #0x60
  98:	ret

Disassembly of section .text._ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEeqERKS8_:

0000000000000000 <_ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEeqERKS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE3endEv:

0000000000000000 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x10, [x9]
  1c:	mov	x11, #0x8                   	// #8
  20:	ldr	w12, [x9, #8]
  24:	mov	w9, w12
  28:	mul	x9, x11, x9
  2c:	add	x1, x10, x9
  30:	mov	x0, x8
  34:	mov	w12, #0x1                   	// #1
  38:	and	w2, w12, #0x1
  3c:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE3endEv>
  40:	ldr	x0, [sp, #8]
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	mov	w8, #0x1                   	// #1
  18:	and	w8, w2, w8
  1c:	strb	w8, [sp, #15]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldrb	w8, [sp, #15]
  2c:	and	w2, w8, #0x1
  30:	bl	0 <_ZN4llvm22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPPNS_18StringMapEntryBaseEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	and	w8, w2, #0x1
  18:	strb	w8, [sp, #15]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [sp, #16]
  24:	str	x10, [x9]
  28:	ldrb	w8, [sp, #15]
  2c:	str	x9, [sp]
  30:	tbnz	w8, #0, 3c <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb+0x3c>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8]
  20:	ldr	x9, [x9]
  24:	mov	w10, #0x1                   	// #1
  28:	str	w10, [sp, #12]
  2c:	cbz	x9, 54 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x54>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9]
  3c:	str	x9, [sp]
  40:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>
  44:	ldr	x8, [sp]
  48:	cmp	x8, x0
  4c:	cset	w10, eq  // eq = none
  50:	str	w10, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x60>
  5c:	b	74 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x74>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	add	x9, x9, #0x8
  6c:	str	x9, [x8]
  70:	b	18 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x18>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm13StringMapImpl15getTombstoneValEv:

0000000000000000 <_ZN4llvm13StringMapImpl15getTombstoneValEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm11SmallStringILj256EE3strEv:

0000000000000000 <_ZNK4llvm11SmallStringILj256EE3strEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZNK4llvm11SmallStringILj256EE3strEv>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNK4llvm11SmallStringILj256EE3strEv>
  38:	ldr	x8, [sp, #32]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZNK4llvm11SmallStringILj256EE3strEv>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x100                 	// #256
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #224]
   8:	add	x29, sp, #0xe0
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-32]
  14:	mov	x9, #0x8                   	// #8
  18:	stur	x2, [x29, #-24]
  1c:	stur	x0, [x29, #-40]
  20:	stur	x3, [x29, #-48]
  24:	ldur	x10, [x29, #-40]
  28:	ldur	q0, [x29, #-32]
  2c:	stur	q0, [x29, #-80]
  30:	ldur	x1, [x29, #-80]
  34:	ldur	x2, [x29, #-72]
  38:	mov	x0, x10
  3c:	str	x8, [sp, #72]
  40:	str	x9, [sp, #64]
  44:	str	x10, [sp, #56]
  48:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  4c:	stur	w0, [x29, #-52]
  50:	ldr	x8, [sp, #56]
  54:	ldr	x9, [x8]
  58:	ldur	w11, [x29, #-52]
  5c:	mov	w10, w11
  60:	ldr	x12, [sp, #64]
  64:	mul	x10, x12, x10
  68:	add	x9, x9, x10
  6c:	stur	x9, [x29, #-88]
  70:	ldur	x9, [x29, #-88]
  74:	ldr	x9, [x9]
  78:	cbz	x9, f0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xf0>
  7c:	ldur	x8, [x29, #-88]
  80:	ldr	x8, [x8]
  84:	str	x8, [sp, #48]
  88:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  8c:	ldr	x8, [sp, #48]
  90:	cmp	x8, x0
  94:	b.eq	f0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xf0>  // b.none
  98:	ldr	x8, [sp, #56]
  9c:	ldr	x9, [x8]
  a0:	ldur	w10, [x29, #-52]
  a4:	mov	w11, w10
  a8:	mov	x12, #0x8                   	// #8
  ac:	mul	x11, x12, x11
  b0:	add	x1, x9, x11
  b4:	sub	x9, x29, #0x60
  b8:	mov	x0, x9
  bc:	mov	w10, wzr
  c0:	and	w2, w10, #0x1
  c4:	str	x9, [sp, #40]
  c8:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  cc:	sub	x1, x29, #0x61
  d0:	mov	w10, #0x0                   	// #0
  d4:	sturb	w10, [x29, #-97]
  d8:	ldr	x0, [sp, #40]
  dc:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  e0:	stur	x0, [x29, #-16]
  e4:	ldr	x8, [sp, #72]
  e8:	str	x1, [x8, #8]
  ec:	b	20c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x20c>
  f0:	ldur	x8, [x29, #-88]
  f4:	ldr	x8, [x8]
  f8:	str	x8, [sp, #32]
  fc:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 100:	ldr	x8, [sp, #32]
 104:	cmp	x8, x0
 108:	b.ne	11c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x11c>  // b.any
 10c:	ldr	x8, [sp, #56]
 110:	ldr	w9, [x8, #16]
 114:	subs	w9, w9, #0x1
 118:	str	w9, [x8, #16]
 11c:	ldur	q0, [x29, #-32]
 120:	str	q0, [sp, #96]
 124:	ldr	x8, [sp, #56]
 128:	add	x2, x8, #0x18
 12c:	ldur	x0, [x29, #-48]
 130:	str	x2, [sp, #24]
 134:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 138:	ldr	x8, [sp, #96]
 13c:	ldr	x1, [sp, #104]
 140:	str	x0, [sp, #16]
 144:	mov	x0, x8
 148:	ldr	x2, [sp, #24]
 14c:	ldr	x3, [sp, #16]
 150:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 154:	ldur	x8, [x29, #-88]
 158:	str	x0, [x8]
 15c:	ldr	x8, [sp, #56]
 160:	ldr	w9, [x8, #12]
 164:	add	w9, w9, #0x1
 168:	str	w9, [x8, #12]
 16c:	ldr	w9, [x8, #12]
 170:	ldr	w10, [x8, #16]
 174:	add	w9, w9, w10
 178:	ldr	w10, [x8, #8]
 17c:	cmp	w9, w10
 180:	b.hi	188 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x188>  // b.pmore
 184:	b	1a8 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x1a8>
 188:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 18c:	add	x0, x0, #0x0
 190:	adrp	x1, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 194:	add	x1, x1, #0x0
 198:	mov	w2, #0x1bb                 	// #443
 19c:	adrp	x3, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 1a0:	add	x3, x3, #0x0
 1a4:	bl	0 <__assert_fail>
 1a8:	ldur	w1, [x29, #-52]
 1ac:	ldr	x0, [sp, #56]
 1b0:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 1b4:	stur	w0, [x29, #-52]
 1b8:	ldr	x8, [sp, #56]
 1bc:	ldr	x9, [x8]
 1c0:	ldur	w10, [x29, #-52]
 1c4:	mov	w11, w10
 1c8:	mov	x12, #0x8                   	// #8
 1cc:	mul	x11, x12, x11
 1d0:	add	x1, x9, x11
 1d4:	add	x9, sp, #0x58
 1d8:	mov	x0, x9
 1dc:	mov	w10, wzr
 1e0:	and	w2, w10, #0x1
 1e4:	str	x9, [sp, #8]
 1e8:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 1ec:	add	x1, sp, #0x57
 1f0:	mov	w10, #0x1                   	// #1
 1f4:	strb	w10, [sp, #87]
 1f8:	ldr	x0, [sp, #8]
 1fc:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 200:	stur	x0, [x29, #-16]
 204:	ldr	x8, [sp, #72]
 208:	str	x1, [x8, #8]
 20c:	ldur	x0, [x29, #-16]
 210:	ldr	x8, [sp, #72]
 214:	ldr	x1, [x8, #8]
 218:	ldp	x29, x30, [sp, #224]
 21c:	add	sp, sp, #0xf0
 220:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_:

0000000000000000 <_ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	mov	w8, #0x1                   	// #1
  18:	and	w8, w2, w8
  1c:	strb	w8, [sp, #15]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldrb	w8, [sp, #15]
  2c:	and	w2, w8, #0x1
  30:	bl	0 <_ZN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPPNS_18StringMapEntryBaseEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x10
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-8]
  1c:	stur	x2, [x29, #-24]
  20:	stur	x3, [x29, #-32]
  24:	mov	x0, x9
  28:	str	x8, [sp, #48]
  2c:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  30:	stur	x0, [x29, #-40]
  34:	ldur	x8, [x29, #-40]
  38:	add	x8, x8, #0x28
  3c:	add	x8, x8, #0x1
  40:	stur	x8, [x29, #-48]
  44:	ldr	x8, [sp, #48]
  48:	stur	x8, [x29, #-56]
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x1, [x29, #-48]
  54:	ldur	x2, [x29, #-56]
  58:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  5c:	str	x0, [sp, #64]
  60:	ldr	x8, [sp, #64]
  64:	mov	w10, #0x0                   	// #0
  68:	str	w10, [sp, #44]
  6c:	cbz	x8, 78 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x78>
  70:	mov	w8, #0x1                   	// #1
  74:	str	w8, [sp, #44]
  78:	ldr	w8, [sp, #44]
  7c:	tbnz	w8, #0, 84 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x84>
  80:	b	88 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x88>
  84:	b	a8 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0xa8>
  88:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  8c:	add	x0, x0, #0x0
  90:	adrp	x1, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  94:	add	x1, x1, #0x0
  98:	mov	w2, #0xbd                  	// #189
  9c:	adrp	x3, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  a0:	add	x3, x3, #0x0
  a4:	bl	0 <__assert_fail>
  a8:	ldr	x0, [sp, #64]
  ac:	ldur	x1, [x29, #-40]
  b0:	ldur	x8, [x29, #-32]
  b4:	str	x0, [sp, #32]
  b8:	mov	x0, x8
  bc:	str	x1, [sp, #24]
  c0:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  c4:	ldr	x8, [sp, #32]
  c8:	str	x0, [sp, #16]
  cc:	mov	x0, x8
  d0:	ldr	x1, [sp, #24]
  d4:	ldr	x2, [sp, #16]
  d8:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  dc:	ldr	x0, [sp, #64]
  e0:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  e4:	str	x0, [sp, #56]
  e8:	ldur	x8, [x29, #-40]
  ec:	cmp	x8, #0x0
  f0:	cset	w9, ls  // ls = plast
  f4:	tbnz	w9, #0, 124 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x124>
  f8:	ldr	x0, [sp, #56]
  fc:	sub	x8, x29, #0x10
 100:	str	x0, [sp, #8]
 104:	mov	x0, x8
 108:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
 10c:	ldur	x2, [x29, #-40]
 110:	ldr	x8, [sp, #8]
 114:	str	x0, [sp]
 118:	mov	x0, x8
 11c:	ldr	x1, [sp]
 120:	bl	0 <memcpy>
 124:	ldr	x8, [sp, #56]
 128:	ldur	x9, [x29, #-40]
 12c:	add	x8, x8, x9
 130:	mov	w10, #0x0                   	// #0
 134:	strb	w10, [x8]
 138:	ldr	x0, [sp, #64]
 13c:	ldp	x29, x30, [sp, #128]
 140:	add	sp, sp, #0x90
 144:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEOT_RNSt16remove_referenceIS9_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEOT_RNSt16remove_referenceIS9_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbEC2IS8_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbEC2IS8_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbEC2IS8_bLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbEC2IS8_bLb1EEEOT_OT0_>
  3c:	ldrb	w10, [x0]
  40:	and	w10, w10, #0x1
  44:	ldr	x8, [sp]
  48:	strb	w10, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	and	w8, w2, #0x1
  18:	strb	w8, [sp, #15]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [sp, #16]
  24:	str	x10, [x9]
  28:	ldrb	w8, [sp, #15]
  2c:	str	x9, [sp]
  30:	tbnz	w8, #0, 3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb+0x3c>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8]
  20:	ldr	x9, [x9]
  24:	mov	w10, #0x1                   	// #1
  28:	str	w10, [sp, #12]
  2c:	cbz	x9, 54 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x54>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9]
  3c:	str	x9, [sp]
  40:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>
  44:	ldr	x8, [sp]
  48:	cmp	x8, x0
  4c:	cset	w10, eq  // eq = none
  50:	str	w10, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x60>
  5c:	b	74 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x74>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	add	x9, x9, #0x8
  6c:	str	x9, [x8]
  70:	b	18 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x18>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator8AllocateEmm:

0000000000000000 <_ZN4llvm15MallocAllocator8AllocateEmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZN4llvm15MallocAllocator8AllocateEmm>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI2NS_21StringMapEntryStorageIS6_EEIJS6_EEEmDpOT_:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI2NS_21StringMapEntryStorageIS6_EEIJS6_EEEmDpOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI2NS_21StringMapEntryStorageIS6_EEIJS6_EEEmDpOT_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x28
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <malloc>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbnz	x8, 50 <_ZN4llvm11safe_mallocEm+0x50>
  24:	ldr	x8, [sp, #16]
  28:	cbnz	x8, 3c <_ZN4llvm11safe_mallocEm+0x3c>
  2c:	mov	x0, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm11safe_mallocEm>
  34:	stur	x0, [x29, #-8]
  38:	b	58 <_ZN4llvm11safe_mallocEm+0x58>
  3c:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  40:	add	x0, x0, #0x0
  44:	mov	w8, #0x1                   	// #1
  48:	and	w1, w8, #0x1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	x8, [sp, #8]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IJS6_EEEmDpOT_:

0000000000000000 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IJS6_EEEmDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #16]
  28:	bl	0 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IJS6_EEEmDpOT_>
  2c:	ldr	x8, [sp, #16]
  30:	add	x0, x8, #0x8
  34:	ldr	x9, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x9
  40:	bl	0 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IJS6_EEEmDpOT_>
  44:	ldr	x8, [sp, #8]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZN4llvm18StringMapEntryBaseC2Em:

0000000000000000 <_ZN4llvm18StringMapEntryBaseC2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm11SmallStringILj256EEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm11SmallStringILj256EEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	stur	x1, [x29, #-32]
  10:	mov	x8, #0x8                   	// #8
  14:	stur	x2, [x29, #-24]
  18:	stur	x0, [x29, #-40]
  1c:	ldur	x9, [x29, #-40]
  20:	ldur	q0, [x29, #-32]
  24:	stur	q0, [x29, #-64]
  28:	ldur	x1, [x29, #-64]
  2c:	ldur	x2, [x29, #-56]
  30:	mov	x0, x9
  34:	str	x8, [sp, #40]
  38:	str	x9, [sp, #32]
  3c:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  40:	stur	w0, [x29, #-44]
  44:	ldr	x8, [sp, #32]
  48:	ldr	x9, [x8]
  4c:	ldur	w10, [x29, #-44]
  50:	mov	w11, w10
  54:	ldr	x12, [sp, #40]
  58:	mul	x11, x12, x11
  5c:	add	x9, x9, x11
  60:	stur	x9, [x29, #-72]
  64:	ldur	x9, [x29, #-72]
  68:	ldr	x9, [x9]
  6c:	cbz	x9, e0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xe0>
  70:	ldur	x8, [x29, #-72]
  74:	ldr	x8, [x8]
  78:	str	x8, [sp, #24]
  7c:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  80:	ldr	x8, [sp, #24]
  84:	cmp	x8, x0
  88:	b.eq	e0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xe0>  // b.none
  8c:	ldr	x8, [sp, #32]
  90:	ldr	x9, [x8]
  94:	ldur	w10, [x29, #-44]
  98:	mov	w11, w10
  9c:	mov	x12, #0x8                   	// #8
  a0:	mul	x11, x12, x11
  a4:	add	x1, x9, x11
  a8:	sub	x9, x29, #0x50
  ac:	mov	x0, x9
  b0:	mov	w10, wzr
  b4:	and	w2, w10, #0x1
  b8:	str	x9, [sp, #16]
  bc:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  c0:	sub	x1, x29, #0x51
  c4:	mov	w10, #0x0                   	// #0
  c8:	sturb	w10, [x29, #-81]
  cc:	ldr	x0, [sp, #16]
  d0:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  d4:	stur	x0, [x29, #-16]
  d8:	stur	x1, [x29, #-8]
  dc:	b	1dc <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x1dc>
  e0:	ldur	x8, [x29, #-72]
  e4:	ldr	x8, [x8]
  e8:	str	x8, [sp, #8]
  ec:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  f0:	ldr	x8, [sp, #8]
  f4:	cmp	x8, x0
  f8:	b.ne	10c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x10c>  // b.any
  fc:	ldr	x8, [sp, #32]
 100:	ldr	w9, [x8, #16]
 104:	subs	w9, w9, #0x1
 108:	str	w9, [x8, #16]
 10c:	ldur	q0, [x29, #-32]
 110:	str	q0, [sp, #64]
 114:	ldr	x8, [sp, #32]
 118:	add	x2, x8, #0x18
 11c:	ldr	x0, [sp, #64]
 120:	ldr	x1, [sp, #72]
 124:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 128:	ldur	x8, [x29, #-72]
 12c:	str	x0, [x8]
 130:	ldr	x8, [sp, #32]
 134:	ldr	w9, [x8, #12]
 138:	add	w9, w9, #0x1
 13c:	str	w9, [x8, #12]
 140:	ldr	w9, [x8, #12]
 144:	ldr	w10, [x8, #16]
 148:	add	w9, w9, w10
 14c:	ldr	w10, [x8, #8]
 150:	cmp	w9, w10
 154:	b.hi	15c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x15c>  // b.pmore
 158:	b	17c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x17c>
 15c:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 160:	add	x0, x0, #0x0
 164:	adrp	x1, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 168:	add	x1, x1, #0x0
 16c:	mov	w2, #0x1bb                 	// #443
 170:	adrp	x3, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 174:	add	x3, x3, #0x0
 178:	bl	0 <__assert_fail>
 17c:	ldur	w1, [x29, #-44]
 180:	ldr	x0, [sp, #32]
 184:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 188:	stur	w0, [x29, #-44]
 18c:	ldr	x8, [sp, #32]
 190:	ldr	x9, [x8]
 194:	ldur	w10, [x29, #-44]
 198:	mov	w11, w10
 19c:	mov	x12, #0x8                   	// #8
 1a0:	mul	x11, x12, x11
 1a4:	add	x1, x9, x11
 1a8:	add	x9, sp, #0x38
 1ac:	mov	x0, x9
 1b0:	mov	w10, wzr
 1b4:	and	w2, w10, #0x1
 1b8:	str	x9, [sp]
 1bc:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 1c0:	add	x1, sp, #0x37
 1c4:	mov	w10, #0x1                   	// #1
 1c8:	strb	w10, [sp, #55]
 1cc:	ldr	x0, [sp]
 1d0:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 1d4:	stur	x0, [x29, #-16]
 1d8:	stur	x1, [x29, #-8]
 1dc:	ldur	x0, [x29, #-16]
 1e0:	ldur	x1, [x29, #-8]
 1e4:	ldp	x29, x30, [sp, #176]
 1e8:	add	sp, sp, #0xc0
 1ec:	ret

Disassembly of section .text._ZN4llvm20iterator_facade_baseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt20forward_iterator_tagNS_14StringMapEntryIS7_EElPSB_RSB_EptEv:

0000000000000000 <_ZN4llvm20iterator_facade_baseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt20forward_iterator_tagNS_14StringMapEntryIS7_EElPSB_RSB_EptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm20iterator_facade_baseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt20forward_iterator_tagNS_14StringMapEntryIS7_EElPSB_RSB_EptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x10
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-8]
  1c:	stur	x2, [x29, #-24]
  20:	mov	x0, x9
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	add	x8, x8, #0x28
  38:	add	x8, x8, #0x1
  3c:	stur	x8, [x29, #-40]
  40:	ldr	x8, [sp, #24]
  44:	str	x8, [sp, #48]
  48:	ldur	x0, [x29, #-24]
  4c:	ldur	x1, [x29, #-40]
  50:	ldr	x2, [sp, #48]
  54:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  58:	str	x0, [sp, #40]
  5c:	ldr	x8, [sp, #40]
  60:	mov	w10, #0x0                   	// #0
  64:	str	w10, [sp, #20]
  68:	cbz	x8, 74 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x74>
  6c:	mov	w8, #0x1                   	// #1
  70:	str	w8, [sp, #20]
  74:	ldr	w8, [sp, #20]
  78:	tbnz	w8, #0, 80 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x80>
  7c:	b	84 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x84>
  80:	b	a4 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0xa4>
  84:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  88:	add	x0, x0, #0x0
  8c:	adrp	x1, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  90:	add	x1, x1, #0x0
  94:	mov	w2, #0xbd                  	// #189
  98:	adrp	x3, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  9c:	add	x3, x3, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	ldr	x0, [sp, #40]
  a8:	ldur	x1, [x29, #-32]
  ac:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  b8:	str	x0, [sp, #32]
  bc:	ldur	x8, [x29, #-32]
  c0:	cmp	x8, #0x0
  c4:	cset	w9, ls  // ls = plast
  c8:	tbnz	w9, #0, f8 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0xf8>
  cc:	ldr	x0, [sp, #32]
  d0:	sub	x8, x29, #0x10
  d4:	str	x0, [sp, #8]
  d8:	mov	x0, x8
  dc:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  e0:	ldur	x2, [x29, #-32]
  e4:	ldr	x8, [sp, #8]
  e8:	str	x0, [sp]
  ec:	mov	x0, x8
  f0:	ldr	x1, [sp]
  f4:	bl	0 <memcpy>
  f8:	ldr	x8, [sp, #32]
  fc:	ldur	x9, [x29, #-32]
 100:	add	x8, x8, x9
 104:	mov	w10, #0x0                   	// #0
 108:	strb	w10, [x8]
 10c:	ldr	x0, [sp, #40]
 110:	ldp	x29, x30, [sp, #96]
 114:	add	sp, sp, #0x70
 118:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI2NS_21StringMapEntryStorageIS6_EEEm:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI2NS_21StringMapEntryStorageIS6_EEEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI2NS_21StringMapEntryStorageIS6_EEEm>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Em:

0000000000000000 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Em>
  28:	ldr	x8, [sp, #8]
  2c:	add	x0, x8, #0x8
  30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNK4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNK4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	ldr	x0, [x8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  2c:	ldr	x8, [sp, #16]
  30:	cmp	x8, x0
  34:	b.ls	5c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm+0x5c>  // b.plast
  38:	ldur	x8, [x29, #-16]
  3c:	ldr	x0, [sp, #24]
  40:	str	x8, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  48:	ldr	x8, [sp, #8]
  4c:	subs	x1, x8, x0
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  58:	b	98 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm+0x98>
  5c:	ldur	x8, [x29, #-16]
  60:	ldr	x0, [sp, #24]
  64:	str	x8, [sp]
  68:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  6c:	ldr	x8, [sp]
  70:	cmp	x8, x0
  74:	b.cs	98 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm+0x98>  // b.hs, b.nlast
  78:	ldr	x8, [sp, #24]
  7c:	ldr	x9, [x8]
  80:	ldur	x10, [x29, #-16]
  84:	mov	x11, #0x10                  	// #16
  88:	mul	x10, x11, x10
  8c:	add	x1, x9, x10
  90:	mov	x0, x8
  94:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  98:	ldp	x29, x30, [sp, #48]
  9c:	add	sp, sp, #0x40
  a0:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	stur	x8, [x29, #-56]
  20:	cbz	x9, 1f4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x1f4>
  24:	ldur	x0, [x29, #-56]
  28:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  2c:	stur	x0, [x29, #-24]
  30:	ldur	x8, [x29, #-56]
  34:	ldr	x9, [x8, #16]
  38:	ldr	x10, [x8, #8]
  3c:	subs	x9, x9, x10
  40:	mov	x10, #0x10                  	// #16
  44:	sdiv	x9, x9, x10
  48:	stur	x9, [x29, #-32]
  4c:	ldur	x9, [x29, #-24]
  50:	mov	x0, x8
  54:	stur	x9, [x29, #-64]
  58:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  5c:	ldur	x8, [x29, #-64]
  60:	cmp	x8, x0
  64:	b.hi	8c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x8c>  // b.pmore
  68:	ldur	x8, [x29, #-32]
  6c:	ldur	x0, [x29, #-56]
  70:	stur	x8, [x29, #-72]
  74:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  78:	ldur	x8, [x29, #-24]
  7c:	subs	x8, x0, x8
  80:	ldur	x9, [x29, #-72]
  84:	cmp	x9, x8
  88:	b.ls	8c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x8c>  // b.plast
  8c:	ldur	x8, [x29, #-32]
  90:	ldur	x9, [x29, #-16]
  94:	cmp	x8, x9
  98:	b.cc	dc <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xdc>  // b.lo, b.ul, b.last
  9c:	ldur	x8, [x29, #-56]
  a0:	ldr	x0, [x8, #8]
  a4:	ldur	x1, [x29, #-16]
  a8:	str	x0, [sp, #80]
  ac:	mov	x0, x8
  b0:	str	x1, [sp, #72]
  b4:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  b8:	ldr	x8, [sp, #80]
  bc:	str	x0, [sp, #64]
  c0:	mov	x0, x8
  c4:	ldr	x1, [sp, #72]
  c8:	ldr	x2, [sp, #64]
  cc:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  d0:	ldur	x8, [x29, #-56]
  d4:	str	x0, [x8, #8]
  d8:	b	1f4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x1f4>
  dc:	ldur	x1, [x29, #-16]
  e0:	ldur	x0, [x29, #-56]
  e4:	adrp	x2, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  e8:	add	x2, x2, #0x0
  ec:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  f0:	stur	x0, [x29, #-40]
  f4:	ldur	x1, [x29, #-40]
  f8:	ldur	x0, [x29, #-56]
  fc:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 100:	stur	x0, [x29, #-48]
 104:	ldur	x8, [x29, #-48]
 108:	ldur	x9, [x29, #-24]
 10c:	mov	x10, #0x10                  	// #16
 110:	mul	x9, x10, x9
 114:	add	x0, x8, x9
 118:	ldur	x1, [x29, #-16]
 11c:	ldur	x8, [x29, #-56]
 120:	str	x0, [sp, #56]
 124:	mov	x0, x8
 128:	str	x10, [sp, #48]
 12c:	str	x1, [sp, #40]
 130:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 134:	ldr	x8, [sp, #56]
 138:	str	x0, [sp, #32]
 13c:	mov	x0, x8
 140:	ldr	x1, [sp, #40]
 144:	ldr	x2, [sp, #32]
 148:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 14c:	ldur	x8, [x29, #-56]
 150:	ldr	x9, [x8]
 154:	ldr	x1, [x8, #8]
 158:	ldur	x2, [x29, #-48]
 15c:	mov	x0, x8
 160:	str	x9, [sp, #24]
 164:	str	x1, [sp, #16]
 168:	str	x2, [sp, #8]
 16c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 170:	ldr	x8, [sp, #24]
 174:	str	x0, [sp]
 178:	mov	x0, x8
 17c:	ldr	x1, [sp, #16]
 180:	ldr	x2, [sp, #8]
 184:	ldr	x3, [sp]
 188:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 18c:	ldur	x8, [x29, #-56]
 190:	ldr	x1, [x8]
 194:	ldr	x9, [x8, #16]
 198:	ldr	x10, [x8]
 19c:	subs	x9, x9, x10
 1a0:	mov	x10, #0x10                  	// #16
 1a4:	sdiv	x2, x9, x10
 1a8:	mov	x0, x8
 1ac:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 1b0:	ldur	x8, [x29, #-48]
 1b4:	ldur	x9, [x29, #-56]
 1b8:	str	x8, [x9]
 1bc:	ldur	x8, [x29, #-48]
 1c0:	ldur	x10, [x29, #-24]
 1c4:	ldr	x11, [sp, #48]
 1c8:	mul	x10, x11, x10
 1cc:	add	x8, x8, x10
 1d0:	ldur	x10, [x29, #-16]
 1d4:	mul	x10, x11, x10
 1d8:	add	x8, x8, x10
 1dc:	str	x8, [x9, #8]
 1e0:	ldur	x8, [x29, #-48]
 1e4:	ldur	x10, [x29, #-40]
 1e8:	mul	x10, x11, x10
 1ec:	add	x8, x8, x10
 1f0:	str	x8, [x9, #16]
 1f4:	ldp	x29, x30, [sp, #160]
 1f8:	add	sp, sp, #0xb0
 1fc:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, #0x10                  	// #16
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldr	x10, [x9, #8]
  20:	ldur	x11, [x29, #-16]
  24:	subs	x10, x10, x11
  28:	sdiv	x8, x10, x8
  2c:	stur	x8, [x29, #-24]
  30:	ldur	x8, [x29, #-24]
  34:	str	x9, [sp, #32]
  38:	cbz	x8, 7c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_+0x7c>
  3c:	ldur	x0, [x29, #-16]
  40:	ldr	x8, [sp, #32]
  44:	ldr	x1, [x8, #8]
  48:	str	x0, [sp, #24]
  4c:	mov	x0, x8
  50:	str	x1, [sp, #16]
  54:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_>
  58:	ldr	x8, [sp, #24]
  5c:	str	x0, [sp, #8]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #16]
  68:	ldr	x2, [sp, #8]
  6c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_>
  70:	ldur	x8, [x29, #-16]
  74:	ldr	x9, [sp, #32]
  78:	str	x8, [x9, #8]
  7c:	ldp	x29, x30, [sp, #64]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt27__uninitialized_default_n_aIPN4llvm9StringRefEmS1_ET_S3_T0_RSaIT1_E:

0000000000000000 <_ZSt27__uninitialized_default_n_aIPN4llvm9StringRefEmS1_ET_S3_T0_RSaIT1_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt27__uninitialized_default_n_aIPN4llvm9StringRefEmS1_ET_S3_T0_RSaIT1_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt25__uninitialized_default_nIPN4llvm9StringRefEmET_S3_T0_:

0000000000000000 <_ZSt25__uninitialized_default_nIPN4llvm9StringRefEmET_S3_T0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	strb	w8, [sp, #15]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZSt25__uninitialized_default_nIPN4llvm9StringRefEmET_S3_T0_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_:

0000000000000000 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	ldr	x8, [sp, #16]
  20:	cmp	x8, #0x0
  24:	cset	w9, ls  // ls = plast
  28:	tbnz	w9, #0, 54 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_+0x54>
  2c:	ldr	x0, [sp, #8]
  30:	bl	0 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_>
  34:	bl	0 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_>
  38:	ldr	x8, [sp, #16]
  3c:	subs	x8, x8, #0x1
  40:	str	x8, [sp, #16]
  44:	ldr	x8, [sp, #8]
  48:	add	x8, x8, #0x10
  4c:	str	x8, [sp, #8]
  50:	b	1c <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_+0x1c>
  54:	ldr	x0, [sp, #8]
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm9StringRefEJEEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm9StringRefEJEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	xzr, [x8]
  18:	str	xzr, [x8, #8]
  1c:	mov	x0, x8
  20:	bl	0 <_ZSt10_ConstructIN4llvm9StringRefEJEEvPT_DpOT0_>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm9StringRefEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm9StringRefEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x10                  	// #16
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x10
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x10
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm9StringRefEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm9StringRefEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x0, [sp, #8]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE7destroyIS2_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE7destroyIS2_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE10deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_:

0000000000000000 <_ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm9StringRefEEEvT_S5_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm9StringRefEEEvT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.ne	58 <_ZNK4llvm9StringRef6equalsES0_+0x58>  // b.any
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC2IvLb1EEESD_SE_:

0000000000000000 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC2IvLb1EEESD_SE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC2IvLb1EEESD_SE_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC2ESD_SE_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC2ESD_SE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC2ESD_SE_>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x8
  34:	ldr	x1, [sp, #16]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC2ESD_SE_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRbEEC2ES0_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRbEEC2ES0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm1EJRbEEC2ES0_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorELb0EEC2ESD_:

0000000000000000 <_ZNSt10_Head_baseILm0ERN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorELb0EEC2ESD_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERbLb0EEC2ES0_:

0000000000000000 <_ZNSt10_Head_baseILm1ERbLb0EEC2ES0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-24]
  20:	cmp	x8, #0x0
  24:	cset	w9, ls  // ls = plast
  28:	mov	w10, #0x0                   	// #0
  2c:	str	x0, [sp, #24]
  30:	str	w10, [sp, #20]
  34:	tbnz	w9, #0, 40 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x40>
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #20]
  40:	ldr	w8, [sp, #20]
  44:	tbnz	w8, #0, 4c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x4c>
  48:	b	50 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x50>
  4c:	b	70 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x70>
  50:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x110                 	// #272
  64:	adrp	x3, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldur	x1, [x29, #-16]
  74:	ldur	x8, [x29, #-24]
  78:	sub	x0, x29, #0x19
  7c:	str	x1, [sp, #8]
  80:	mov	x1, x8
  84:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  88:	ldurb	w9, [x29, #-25]
  8c:	mov	w2, w9
  90:	ldr	x0, [sp, #24]
  94:	ldr	x1, [sp, #8]
  98:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  9c:	ldp	x29, x30, [sp, #64]
  a0:	add	sp, sp, #0x50
  a4:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	orr	x8, x9, x8, lsr #1
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	orr	x8, x9, x8, lsr #2
  24:	str	x8, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x9, [sp, #8]
  30:	orr	x8, x9, x8, lsr #4
  34:	str	x8, [sp, #8]
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp, #8]
  40:	orr	x8, x9, x8, lsr #8
  44:	str	x8, [sp, #8]
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp, #8]
  50:	orr	x8, x9, x8, lsr #16
  54:	str	x8, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #8]
  60:	orr	x8, x9, x8, lsr #32
  64:	str	x8, [sp, #8]
  68:	ldr	x8, [sp, #8]
  6c:	add	x0, x8, #0x1
  70:	add	sp, sp, #0x10
  74:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	adrp	x8, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  18:	add	x9, x9, #0x0
  1c:	sturb	w2, [x29, #-9]
  20:	stur	x0, [x29, #-24]
  24:	stur	x1, [x29, #-32]
  28:	ldur	x10, [x29, #-24]
  2c:	ldur	x11, [x29, #-32]
  30:	ldr	x12, [x10, #80]
  34:	add	x11, x12, x11
  38:	str	x11, [x10, #80]
  3c:	ldr	x0, [x10]
  40:	ldurb	w13, [x29, #-9]
  44:	sturb	w13, [x29, #-41]
  48:	ldurb	w13, [x29, #-41]
  4c:	mov	w1, w13
  50:	str	x8, [sp, #56]
  54:	str	x9, [sp, #48]
  58:	str	x10, [sp, #40]
  5c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  60:	stur	x0, [x29, #-40]
  64:	ldur	x8, [x29, #-40]
  68:	ldur	x9, [x29, #-32]
  6c:	add	x8, x8, x9
  70:	ldur	x9, [x29, #-32]
  74:	mov	w13, #0x0                   	// #0
  78:	cmp	x8, x9
  7c:	str	w13, [sp, #36]
  80:	b.cc	8c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x8c>  // b.lo, b.ul, b.last
  84:	mov	w8, #0x1                   	// #1
  88:	str	w8, [sp, #36]
  8c:	ldr	w8, [sp, #36]
  90:	tbnz	w8, #0, 98 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x98>
  94:	b	9c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x9c>
  98:	b	b4 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xb4>
  9c:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  a0:	add	x0, x0, #0x0
  a4:	ldr	x1, [sp, #56]
  a8:	mov	w2, #0xdc                  	// #220
  ac:	ldr	x3, [sp, #48]
  b0:	bl	0 <__assert_fail>
  b4:	ldur	x8, [x29, #-32]
  b8:	stur	x8, [x29, #-56]
  bc:	ldur	x8, [x29, #-40]
  c0:	ldur	x9, [x29, #-56]
  c4:	add	x8, x8, x9
  c8:	ldr	x9, [sp, #40]
  cc:	ldr	x10, [x9, #8]
  d0:	ldr	x11, [x9]
  d4:	subs	x10, x10, x11
  d8:	cmp	x8, x10
  dc:	b.hi	110 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x110>  // b.pmore
  e0:	ldr	x8, [sp, #40]
  e4:	ldr	x9, [x8]
  e8:	ldur	x10, [x29, #-40]
  ec:	add	x9, x9, x10
  f0:	stur	x9, [x29, #-64]
  f4:	ldur	x9, [x29, #-64]
  f8:	ldur	x10, [x29, #-56]
  fc:	add	x9, x9, x10
 100:	str	x9, [x8]
 104:	ldur	x9, [x29, #-64]
 108:	stur	x9, [x29, #-8]
 10c:	b	2a4 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x2a4>
 110:	ldur	x8, [x29, #-56]
 114:	sub	x0, x29, #0x9
 118:	str	x8, [sp, #24]
 11c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 120:	ldr	x8, [sp, #24]
 124:	add	x9, x8, x0
 128:	subs	x9, x9, #0x1
 12c:	stur	x9, [x29, #-72]
 130:	ldur	x9, [x29, #-72]
 134:	cmp	x9, #0x1, lsl #12
 138:	b.ls	204 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x204>  // b.plast
 13c:	ldr	x8, [sp, #40]
 140:	add	x0, x8, #0x60
 144:	sub	x1, x29, #0x48
 148:	ldur	x9, [x29, #-72]
 14c:	str	x1, [sp, #16]
 150:	mov	x1, x9
 154:	mov	x9, xzr
 158:	mov	x2, x9
 15c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 160:	sub	x8, x29, #0x50
 164:	stur	x0, [x29, #-80]
 168:	ldr	x9, [sp, #40]
 16c:	add	x0, x9, #0x40
 170:	str	x0, [sp, #8]
 174:	mov	x0, x8
 178:	ldr	x1, [sp, #16]
 17c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 180:	sub	x8, x29, #0x60
 184:	stur	x0, [x29, #-96]
 188:	stur	x1, [x29, #-88]
 18c:	ldr	x0, [sp, #8]
 190:	mov	x1, x8
 194:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 198:	ldur	x0, [x29, #-80]
 19c:	ldurb	w10, [x29, #-9]
 1a0:	strb	w10, [sp, #103]
 1a4:	ldrb	w10, [sp, #103]
 1a8:	mov	w1, w10
 1ac:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1b0:	str	x0, [sp, #104]
 1b4:	ldr	x8, [sp, #104]
 1b8:	ldur	x9, [x29, #-32]
 1bc:	add	x8, x8, x9
 1c0:	ldur	x9, [x29, #-80]
 1c4:	ldur	x11, [x29, #-72]
 1c8:	add	x9, x9, x11
 1cc:	cmp	x8, x9
 1d0:	b.hi	1d8 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x1d8>  // b.pmore
 1d4:	b	1f0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x1f0>
 1d8:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1dc:	add	x0, x0, #0x0
 1e0:	ldr	x1, [sp, #56]
 1e4:	mov	w2, #0xfb                  	// #251
 1e8:	ldr	x3, [sp, #48]
 1ec:	bl	0 <__assert_fail>
 1f0:	ldr	x8, [sp, #104]
 1f4:	str	x8, [sp, #88]
 1f8:	ldr	x8, [sp, #88]
 1fc:	stur	x8, [x29, #-8]
 200:	b	2a4 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x2a4>
 204:	ldr	x0, [sp, #40]
 208:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 20c:	ldr	x8, [sp, #40]
 210:	ldr	x0, [x8]
 214:	ldurb	w9, [x29, #-9]
 218:	strb	w9, [sp, #79]
 21c:	ldrb	w9, [sp, #79]
 220:	mov	w1, w9
 224:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 228:	str	x0, [sp, #80]
 22c:	ldr	x8, [sp, #80]
 230:	ldur	x10, [x29, #-56]
 234:	add	x8, x8, x10
 238:	ldr	x10, [sp, #40]
 23c:	ldr	x11, [x10, #8]
 240:	mov	w9, #0x0                   	// #0
 244:	cmp	x8, x11
 248:	str	w9, [sp, #4]
 24c:	b.hi	258 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x258>  // b.pmore
 250:	mov	w8, #0x1                   	// #1
 254:	str	w8, [sp, #4]
 258:	ldr	w8, [sp, #4]
 25c:	tbnz	w8, #0, 264 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x264>
 260:	b	268 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x268>
 264:	b	280 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x280>
 268:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 26c:	add	x0, x0, #0x0
 270:	ldr	x1, [sp, #56]
 274:	mov	w2, #0x106                 	// #262
 278:	ldr	x3, [sp, #48]
 27c:	bl	0 <__assert_fail>
 280:	ldr	x8, [sp, #80]
 284:	str	x8, [sp, #64]
 288:	ldr	x8, [sp, #64]
 28c:	ldur	x9, [x29, #-56]
 290:	add	x8, x8, x9
 294:	ldr	x9, [sp, #40]
 298:	str	x8, [x9]
 29c:	ldr	x8, [sp, #64]
 2a0:	stur	x8, [x29, #-8]
 2a4:	ldur	x0, [x29, #-8]
 2a8:	ldp	x29, x30, [sp, #208]
 2ac:	add	sp, sp, #0xe0
 2b0:	ret

Disassembly of section .text._ZN4llvm5AlignC2Em:

0000000000000000 <_ZN4llvm5AlignC2Em>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x0                   	// #0
  10:	adrp	x9, 0 <_ZN4llvm5AlignC2Em>
  14:	add	x9, x9, #0x0
  18:	adrp	x10, 0 <_ZN4llvm5AlignC2Em>
  1c:	add	x10, x10, #0x0
  20:	stur	x0, [x29, #-8]
  24:	stur	x1, [x29, #-16]
  28:	ldur	x11, [x29, #-8]
  2c:	strb	w8, [x11]
  30:	ldur	x12, [x29, #-16]
  34:	cmp	x12, #0x0
  38:	cset	w8, ls  // ls = plast
  3c:	mov	w13, #0x0                   	// #0
  40:	stur	x9, [x29, #-24]
  44:	str	x10, [sp, #32]
  48:	str	x11, [sp, #24]
  4c:	str	w13, [sp, #20]
  50:	tbnz	w8, #0, 5c <_ZN4llvm5AlignC2Em+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #20]
  5c:	ldr	w8, [sp, #20]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5AlignC2Em+0x68>
  64:	b	6c <_ZN4llvm5AlignC2Em+0x6c>
  68:	b	84 <_ZN4llvm5AlignC2Em+0x84>
  6c:	adrp	x0, 0 <_ZN4llvm5AlignC2Em>
  70:	add	x0, x0, #0x0
  74:	ldur	x1, [x29, #-24]
  78:	mov	w2, #0x4e                  	// #78
  7c:	ldr	x3, [sp, #32]
  80:	bl	0 <__assert_fail>
  84:	ldur	x0, [x29, #-16]
  88:	bl	0 <_ZN4llvm5AlignC2Em>
  8c:	mov	w8, #0x0                   	// #0
  90:	str	w8, [sp, #16]
  94:	tbnz	w0, #0, 9c <_ZN4llvm5AlignC2Em+0x9c>
  98:	b	a4 <_ZN4llvm5AlignC2Em+0xa4>
  9c:	mov	w8, #0x1                   	// #1
  a0:	str	w8, [sp, #16]
  a4:	ldr	w8, [sp, #16]
  a8:	tbnz	w8, #0, b0 <_ZN4llvm5AlignC2Em+0xb0>
  ac:	b	b4 <_ZN4llvm5AlignC2Em+0xb4>
  b0:	b	cc <_ZN4llvm5AlignC2Em+0xcc>
  b4:	adrp	x0, 0 <_ZN4llvm5AlignC2Em>
  b8:	add	x0, x0, #0x0
  bc:	ldur	x1, [x29, #-24]
  c0:	mov	w2, #0x4f                  	// #79
  c4:	ldr	x3, [sp, #32]
  c8:	bl	0 <__assert_fail>
  cc:	ldur	x0, [x29, #-16]
  d0:	bl	0 <_ZN4llvm5AlignC2Em>
  d4:	ldr	x8, [sp, #24]
  d8:	strb	w0, [x8]
  dc:	ldrb	w9, [x8]
  e0:	mov	w10, #0x0                   	// #0
  e4:	cmp	w9, #0x40
  e8:	str	w10, [sp, #12]
  ec:	b.ge	f8 <_ZN4llvm5AlignC2Em+0xf8>  // b.tcont
  f0:	mov	w8, #0x1                   	// #1
  f4:	str	w8, [sp, #12]
  f8:	ldr	w8, [sp, #12]
  fc:	tbnz	w8, #0, 104 <_ZN4llvm5AlignC2Em+0x104>
 100:	b	108 <_ZN4llvm5AlignC2Em+0x108>
 104:	b	120 <_ZN4llvm5AlignC2Em+0x120>
 108:	adrp	x0, 0 <_ZN4llvm5AlignC2Em>
 10c:	add	x0, x0, #0x0
 110:	ldur	x1, [x29, #-24]
 114:	mov	w2, #0x51                  	// #81
 118:	ldr	x3, [sp, #32]
 11c:	bl	0 <__assert_fail>
 120:	ldp	x29, x30, [sp, #64]
 124:	add	sp, sp, #0x50
 128:	ret

Disassembly of section .text._ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE:

0000000000000000 <_ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w1, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldurb	w8, [x29, #-1]
  1c:	strb	w8, [sp, #15]
  20:	ldrb	w8, [sp, #15]
  24:	mov	w1, w8
  28:	bl	0 <_ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm5Align5valueEv:

0000000000000000 <_ZNK4llvm5Align5valueEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x1                   	// #1
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldrb	w10, [x9]
  14:	mov	w9, w10
  18:	lsl	x0, x8, x9
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #24]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  58:	ldur	x8, [x29, #-16]
  5c:	str	x0, [sp, #8]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  68:	ldr	q0, [x0]
  6c:	ldr	x8, [sp, #8]
  70:	str	q0, [x8]
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  7c:	add	x1, x0, #0x1
  80:	ldr	x0, [sp, #24]
  84:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  88:	ldp	x29, x30, [sp, #48]
  8c:	add	sp, sp, #0x40
  90:	ret

Disassembly of section .text._ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_:

0000000000000000 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm9alignAddrEPKvNS_5AlignE:

0000000000000000 <_ZN4llvm9alignAddrEPKvNS_5AlignE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x9, [x29, #-16]
  1c:	str	x9, [sp, #24]
  20:	ldr	x9, [sp, #24]
  24:	mov	x0, x8
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  30:	ldr	x8, [sp, #8]
  34:	add	x9, x8, x0
  38:	subs	x9, x9, #0x1
  3c:	ldr	x10, [sp, #24]
  40:	mov	w11, #0x0                   	// #0
  44:	cmp	x9, x10
  48:	str	w11, [sp, #4]
  4c:	b.cc	58 <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x58>  // b.lo, b.ul, b.last
  50:	mov	w8, #0x1                   	// #1
  54:	str	w8, [sp, #4]
  58:	ldr	w8, [sp, #4]
  5c:	tbnz	w8, #0, 64 <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x64>
  60:	b	68 <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x68>
  64:	b	88 <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x88>
  68:	adrp	x0, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  6c:	add	x0, x0, #0x0
  70:	adrp	x1, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  74:	add	x1, x1, #0x0
  78:	mov	w2, #0xbb                  	// #187
  7c:	adrp	x3, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  80:	add	x3, x3, #0x0
  84:	bl	0 <__assert_fail>
  88:	ldr	x0, [sp, #24]
  8c:	ldurb	w8, [x29, #-1]
  90:	strb	w8, [sp, #23]
  94:	ldrb	w8, [sp, #23]
  98:	mov	w1, w8
  9c:	bl	0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  a0:	ldp	x29, x30, [sp, #48]
  a4:	add	sp, sp, #0x40
  a8:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, xzr
  10:	add	x1, sp, #0x18
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	add	x0, x9, #0x10
  20:	str	x8, [sp, #16]
  24:	str	x1, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  30:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  34:	stur	x0, [x29, #-16]
  38:	ldr	x8, [sp]
  3c:	add	x0, x8, #0x60
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  4c:	str	x0, [sp, #24]
  50:	ldr	x8, [sp]
  54:	add	x0, x8, #0x10
  58:	ldr	x1, [sp, #8]
  5c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  60:	ldr	x8, [sp, #24]
  64:	ldr	x9, [sp]
  68:	str	x8, [x9]
  6c:	ldr	x8, [sp, #24]
  70:	ldur	x10, [x29, #-16]
  74:	add	x8, x8, x10
  78:	str	x8, [x9, #8]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZN4llvm17offsetToAlignmentEmNS_5AlignE:

0000000000000000 <_ZN4llvm17offsetToAlignmentEmNS_5AlignE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w1, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldurb	w8, [x29, #-1]
  1c:	strb	w8, [sp, #15]
  20:	ldrb	w8, [sp, #15]
  24:	mov	w1, w8
  28:	bl	0 <_ZN4llvm17offsetToAlignmentEmNS_5AlignE>
  2c:	ldr	x9, [sp, #16]
  30:	subs	x0, x0, x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm7alignToEmNS_5AlignE:

0000000000000000 <_ZN4llvm7alignToEmNS_5AlignE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x1
  10:	sturb	w1, [x29, #-1]
  14:	str	x0, [sp, #16]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm7alignToEmNS_5AlignE>
  20:	str	x0, [sp, #8]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x9, [sp, #8]
  2c:	add	x8, x8, x9
  30:	subs	x8, x8, #0x1
  34:	ldr	x9, [sp, #8]
  38:	subs	x9, x9, #0x1
  3c:	bic	x0, x8, x9
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x10, [x29, #-16]
  20:	cmp	x10, x8
  24:	str	x9, [sp, #32]
  28:	b.ls	40 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x40>  // b.plast
  2c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  30:	add	x0, x0, #0x0
  34:	mov	w8, #0x1                   	// #1
  38:	and	w1, w8, #0x1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  48:	add	x0, x0, #0x2
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  50:	sub	x8, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	mov	x0, x8
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  64:	sub	x1, x29, #0x20
  68:	mov	x8, #0xffffffff            	// #4294967295
  6c:	stur	x8, [x29, #-32]
  70:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  74:	ldr	x8, [x0]
  78:	stur	x8, [x29, #-24]
  7c:	ldur	x8, [x29, #-24]
  80:	mov	x9, #0x10                  	// #16
  84:	mul	x0, x8, x9
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  8c:	str	x0, [sp, #40]
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  98:	ldr	x8, [sp, #32]
  9c:	str	x0, [sp, #24]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  a8:	ldr	x2, [sp, #40]
  ac:	ldr	x1, [sp, #24]
  b0:	str	x0, [sp, #16]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp, #16]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  c8:	ldr	x8, [sp, #32]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  d8:	ldr	x1, [sp, #8]
  dc:	str	x0, [sp]
  e0:	mov	x0, x1
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  ec:	ldr	x0, [sp, #32]
  f0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  f4:	tbnz	w0, #0, 104 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x104>
  f8:	ldr	x0, [sp, #32]
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
 100:	bl	0 <free>
 104:	ldr	x8, [sp, #40]
 108:	ldr	x9, [sp, #32]
 10c:	str	x8, [x9]
 110:	ldur	x8, [x29, #-24]
 114:	str	w8, [x9, #12]
 118:	ldp	x29, x30, [sp, #80]
 11c:	add	sp, sp, #0x60
 120:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIPvmEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRSt4pairIPvmEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  20:	str	x0, [sp, #16]
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  2c:	str	x0, [sp, #8]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	cmp	x8, x9
  18:	b.eq	30 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_+0x30>  // b.none
  1c:	ldr	x8, [sp]
  20:	mov	x9, #0xfffffffffffffff0    	// #-16
  24:	add	x8, x8, x9
  28:	str	x8, [sp]
  2c:	b	c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_+0xc>
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_:

0000000000000000 <_ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x10
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>
  24:	ldr	q0, [x0]
  28:	ldr	x8, [sp, #8]
  2c:	str	q0, [x8]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt11__addressofISt4pairIPvmEEPT_RS3_:

0000000000000000 <_ZSt11__addressofISt4pairIPvmEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIPvmEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIPvmEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIPvmEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIPvmEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x10
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIPvmEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIPvmEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardISt4pairIPvmEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIPvmEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIPvmEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIPvmEEC2ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x1e                  	// #30
  10:	mov	w9, #0x80                  	// #128
  14:	mov	x10, #0x1                   	// #1
  18:	mov	x11, #0x1000                	// #4096
  1c:	sub	x12, x29, #0x10
  20:	add	x1, sp, #0x18
  24:	stur	w0, [x29, #-4]
  28:	stur	x8, [x29, #-16]
  2c:	ldur	w13, [x29, #-4]
  30:	udiv	w9, w13, w9
  34:	mov	w8, w9
  38:	ubfx	x8, x8, #0, #32
  3c:	str	x8, [sp, #24]
  40:	mov	x0, x12
  44:	str	x10, [sp, #16]
  48:	str	x11, [sp, #8]
  4c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj>
  50:	ldr	x8, [x0]
  54:	ldr	x10, [sp, #16]
  58:	lsl	x8, x10, x8
  5c:	ldr	x11, [sp, #8]
  60:	mul	x0, x11, x8
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPvvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPvvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13isPowerOf2_64Em:

0000000000000000 <_ZN4llvm13isPowerOf2_64Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	mov	w9, #0x0                   	// #0
  10:	str	w9, [sp, #4]
  14:	cbz	x8, 34 <_ZN4llvm13isPowerOf2_64Em+0x34>
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	subs	x9, x9, #0x1
  24:	tst	x8, x9
  28:	cset	w10, ne  // ne = any
  2c:	eor	w10, w10, #0x1
  30:	str	w10, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	and	w0, w8, #0x1
  3c:	add	sp, sp, #0x10
  40:	ret

Disassembly of section .text._ZN4llvm7Log2_64Em:

0000000000000000 <_ZN4llvm7Log2_64Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x2                   	// #2
  10:	mov	w8, #0x3f                  	// #63
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	w8, [sp, #4]
  20:	bl	0 <_ZN4llvm7Log2_64Em>
  24:	ldr	w8, [sp, #4]
  28:	subs	w0, w8, w0
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	w1, [sp, #12]
   c:	ldr	w8, [sp, #12]
  10:	cbz	w8, 28 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x28>
  14:	ldr	x8, [sp, #16]
  18:	cbnz	x8, 28 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x28>
  1c:	mov	w8, #0x40                  	// #64
  20:	str	w8, [sp, #28]
  24:	b	34 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x34>
  28:	ldr	x8, [sp, #16]
  2c:	clz	x8, x8
  30:	str	w8, [sp, #28]
  34:	ldr	w0, [sp, #28]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE15initWithPointerES2_:

0000000000000000 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE15initWithPointerES2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	mov	x0, x8
  24:	str	x9, [sp, #8]
  28:	bl	0 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE15initWithPointerES2_>
  2c:	ldr	x8, [sp, #8]
  30:	str	x0, [x8]
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	and	x8, x8, #0x7
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #4]
  30:	cbnz	x8, 3c <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_+0x48>
  44:	b	4c <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_+0x4c>
  48:	b	6c <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xb3                  	// #179
  60:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldur	x9, [x29, #-8]
  74:	and	x9, x9, #0x7
  78:	orr	x0, x8, x9
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_11DeclContextEE16getAsVoidPointerES2_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_11DeclContextEE16getAsVoidPointerES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helperC2Ev:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helperC2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	add	x9, x8, #0x40
  18:	mov	x10, x8
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	str	x10, [sp]
  28:	ldr	x8, [sp]
  2c:	mov	w9, #0x0                   	// #0
  30:	strb	w9, [x8]
  34:	add	x8, x8, #0x1
  38:	ldr	x10, [sp, #8]
  3c:	cmp	x8, x10
  40:	str	x8, [sp]
  44:	b.ne	28 <_ZN4llvm7hashing6detail29hash_combine_recursive_helperC2Ev+0x28>  // b.any
  48:	ldr	x8, [sp, #16]
  4c:	add	x0, x8, #0x40
  50:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helperC2Ev>
  54:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helperC2Ev>
  58:	ldr	x8, [sp, #16]
  5c:	str	x0, [x8, #120]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-32]
  1c:	stur	x3, [x29, #-40]
  20:	stur	x4, [x29, #-48]
  24:	str	x5, [sp, #56]
  28:	str	x6, [sp, #48]
  2c:	ldur	x9, [x29, #-16]
  30:	ldur	x2, [x29, #-32]
  34:	ldur	x3, [x29, #-40]
  38:	ldur	x0, [x29, #-48]
  3c:	str	x8, [sp, #40]
  40:	str	x9, [sp, #32]
  44:	str	x2, [sp, #24]
  48:	str	x3, [sp, #16]
  4c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  50:	ldr	x8, [sp, #32]
  54:	str	w0, [sp, #12]
  58:	mov	x0, x8
  5c:	ldr	x1, [sp, #40]
  60:	ldr	x2, [sp, #24]
  64:	ldr	x3, [sp, #16]
  68:	ldr	w4, [sp, #12]
  6c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  70:	stur	x0, [x29, #-32]
  74:	ldur	x1, [x29, #-24]
  78:	ldur	x2, [x29, #-32]
  7c:	ldur	x3, [x29, #-40]
  80:	ldr	x4, [sp, #56]
  84:	ldr	x5, [sp, #48]
  88:	ldr	x0, [sp, #32]
  8c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  90:	stur	x0, [x29, #-8]
  94:	ldur	x0, [x29, #-8]
  98:	ldp	x29, x30, [sp, #112]
  9c:	add	sp, sp, #0x80
  a0:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_stateC2Ev:

0000000000000000 <_ZN4llvm7hashing6detail10hash_stateC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	xzr, [x8]
  10:	str	xzr, [x8, #8]
  14:	str	xzr, [x8, #16]
  18:	str	xzr, [x8, #24]
  1c:	str	xzr, [x8, #32]
  20:	str	xzr, [x8, #40]
  24:	str	xzr, [x8, #48]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail18get_execution_seedEv:

0000000000000000 <_ZN4llvm7hashing6detail18get_execution_seedEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8ccd                	// #36045
  10:	movk	x8, #0xed55, lsl #16
  14:	movk	x8, #0xafd7, lsl #32
  18:	movk	x8, #0xff51, lsl #48
  1c:	adrp	x9, 0 <_ZN4llvm7hashing6detail18get_execution_seedEv>
  20:	ldr	x9, [x9]
  24:	stur	x8, [x29, #-8]
  28:	ldarb	w10, [x9]
  2c:	and	w10, w10, #0x1
  30:	and	w10, w10, #0xff
  34:	str	x9, [sp, #16]
  38:	cbnz	w10, 98 <_ZN4llvm7hashing6detail18get_execution_seedEv+0x98>
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <__cxa_guard_acquire>
  44:	cbz	w0, 98 <_ZN4llvm7hashing6detail18get_execution_seedEv+0x98>
  48:	adrp	x8, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
  4c:	ldr	x8, [x8]
  50:	ldr	x8, [x8]
  54:	cbz	x8, 6c <_ZN4llvm7hashing6detail18get_execution_seedEv+0x6c>
  58:	adrp	x8, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
  5c:	ldr	x8, [x8]
  60:	ldr	x8, [x8]
  64:	str	x8, [sp, #8]
  68:	b	80 <_ZN4llvm7hashing6detail18get_execution_seedEv+0x80>
  6c:	mov	x8, #0x8ccd                	// #36045
  70:	movk	x8, #0xed55, lsl #16
  74:	movk	x8, #0xafd7, lsl #32
  78:	movk	x8, #0xff51, lsl #48
  7c:	str	x8, [sp, #8]
  80:	ldr	x8, [sp, #8]
  84:	adrp	x9, 0 <_ZN4llvm7hashing6detail18get_execution_seedEv>
  88:	ldr	x9, [x9]
  8c:	str	x8, [x9]
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <__cxa_guard_release>
  98:	adrp	x8, 0 <_ZN4llvm7hashing6detail18get_execution_seedEv>
  9c:	ldr	x8, [x8]
  a0:	ldr	x0, [x8]
  a4:	ldp	x29, x30, [sp, #32]
  a8:	add	sp, sp, #0x30
  ac:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	x8, xzr
  10:	sub	x9, x29, #0x18
  14:	sub	x10, x29, #0x24
  18:	stur	x0, [x29, #-8]
  1c:	stur	x1, [x29, #-16]
  20:	stur	x2, [x29, #-24]
  24:	stur	x3, [x29, #-32]
  28:	stur	w4, [x29, #-36]
  2c:	ldur	x11, [x29, #-8]
  30:	ldur	x1, [x29, #-32]
  34:	mov	x0, x9
  38:	mov	x2, x10
  3c:	mov	x3, x8
  40:	str	x11, [sp, #16]
  44:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  48:	tbnz	w0, #0, 110 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0x110>
  4c:	ldur	x8, [x29, #-32]
  50:	ldur	x9, [x29, #-24]
  54:	subs	x8, x8, x9
  58:	stur	x8, [x29, #-48]
  5c:	ldur	x0, [x29, #-24]
  60:	ldur	x2, [x29, #-48]
  64:	sub	x1, x29, #0x24
  68:	bl	0 <memcpy>
  6c:	ldur	x8, [x29, #-16]
  70:	ldr	x8, [x8]
  74:	cbnz	x8, b8 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0xb8>
  78:	ldr	x8, [sp, #16]
  7c:	ldr	x1, [x8, #120]
  80:	add	x9, sp, #0x18
  84:	mov	x8, x9
  88:	ldr	x0, [sp, #16]
  8c:	str	x9, [sp, #8]
  90:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  94:	ldr	x8, [sp, #16]
  98:	add	x0, x8, #0x40
  9c:	ldr	x1, [sp, #8]
  a0:	mov	x2, #0x38                  	// #56
  a4:	bl	0 <memcpy>
  a8:	ldur	x8, [x29, #-16]
  ac:	mov	x9, #0x40                  	// #64
  b0:	str	x9, [x8]
  b4:	b	d8 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0xd8>
  b8:	ldr	x8, [sp, #16]
  bc:	add	x0, x8, #0x40
  c0:	mov	x1, x8
  c4:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  c8:	ldur	x8, [x29, #-16]
  cc:	ldr	x9, [x8]
  d0:	add	x9, x9, #0x40
  d4:	str	x9, [x8]
  d8:	sub	x0, x29, #0x18
  dc:	ldr	x8, [sp, #16]
  e0:	stur	x8, [x29, #-24]
  e4:	ldur	x1, [x29, #-32]
  e8:	ldur	x3, [x29, #-48]
  ec:	sub	x2, x29, #0x24
  f0:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  f4:	tbnz	w0, #0, 110 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0x110>
  f8:	adrp	x0, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  fc:	add	x0, x0, #0x0
 100:	adrp	x1, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
 104:	add	x1, x1, #0x0
 108:	mov	w2, #0x21f                 	// #543
 10c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 110:	ldur	x0, [x29, #-24]
 114:	ldp	x29, x30, [sp, #128]
 118:	add	sp, sp, #0x90
 11c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17get_hashable_dataIjEENSt9enable_ifIXsr16is_hashable_dataIT_EE5valueES4_E4typeERKS4_:

0000000000000000 <_ZN4llvm7hashing6detail17get_hashable_dataIjEENSt9enable_ifIXsr16is_hashable_dataIT_EE5valueES4_E4typeERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-32]
  1c:	stur	x3, [x29, #-40]
  20:	str	x4, [sp, #48]
  24:	str	x5, [sp, #40]
  28:	ldur	x9, [x29, #-16]
  2c:	ldur	x2, [x29, #-32]
  30:	ldur	x3, [x29, #-40]
  34:	ldr	x0, [sp, #48]
  38:	str	x8, [sp, #32]
  3c:	str	x9, [sp, #24]
  40:	str	x2, [sp, #16]
  44:	str	x3, [sp, #8]
  48:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  4c:	ldr	x8, [sp, #24]
  50:	str	w0, [sp, #4]
  54:	mov	x0, x8
  58:	ldr	x1, [sp, #32]
  5c:	ldr	x2, [sp, #16]
  60:	ldr	x3, [sp, #8]
  64:	ldr	w4, [sp, #4]
  68:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  6c:	stur	x0, [x29, #-32]
  70:	ldur	x1, [x29, #-24]
  74:	ldur	x2, [x29, #-32]
  78:	ldur	x3, [x29, #-40]
  7c:	ldr	x4, [sp, #40]
  80:	ldr	x0, [sp, #24]
  84:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  88:	stur	x0, [x29, #-8]
  8c:	ldur	x0, [x29, #-8]
  90:	ldp	x29, x30, [sp, #96]
  94:	add	sp, sp, #0x70
  98:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17store_and_advanceIjEEbRPcS3_RKT_m:

0000000000000000 <_ZN4llvm7hashing6detail17store_and_advanceIjEEbRPcS3_RKT_m>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, #0x4                   	// #4
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	str	x3, [sp, #24]
  20:	ldr	x9, [sp, #24]
  24:	subs	x8, x8, x9
  28:	str	x8, [sp, #16]
  2c:	ldur	x8, [x29, #-16]
  30:	ldr	x8, [x8]
  34:	ldr	x9, [sp, #16]
  38:	add	x8, x8, x9
  3c:	ldur	x9, [x29, #-24]
  40:	cmp	x8, x9
  44:	b.ls	58 <_ZN4llvm7hashing6detail17store_and_advanceIjEEbRPcS3_RKT_m+0x58>  // b.plast
  48:	mov	w8, wzr
  4c:	and	w8, w8, #0x1
  50:	sturb	w8, [x29, #-1]
  54:	b	9c <_ZN4llvm7hashing6detail17store_and_advanceIjEEbRPcS3_RKT_m+0x9c>
  58:	ldr	x8, [sp, #32]
  5c:	str	x8, [sp, #8]
  60:	ldur	x8, [x29, #-16]
  64:	ldr	x0, [x8]
  68:	ldr	x8, [sp, #8]
  6c:	ldr	x9, [sp, #24]
  70:	add	x1, x8, x9
  74:	ldr	x2, [sp, #16]
  78:	bl	0 <memcpy>
  7c:	ldr	x8, [sp, #16]
  80:	ldur	x9, [x29, #-16]
  84:	ldr	x10, [x9]
  88:	add	x8, x10, x8
  8c:	str	x8, [x9]
  90:	mov	w11, #0x1                   	// #1
  94:	and	w11, w11, #0x1
  98:	sturb	w11, [x29, #-1]
  9c:	ldurb	w8, [x29, #-1]
  a0:	and	w0, w8, #0x1
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x50
  ac:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state6createEPKcm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x9, #0xf273                	// #62067
  10:	movk	x9, #0xbe98, lsl #16
  14:	movk	x9, #0xb66f, lsl #32
  18:	movk	x9, #0xb492, lsl #48
  1c:	mov	x10, #0x31                  	// #49
  20:	stur	x0, [x29, #-8]
  24:	stur	x1, [x29, #-16]
  28:	str	xzr, [x8]
  2c:	ldur	x11, [x29, #-16]
  30:	str	x11, [x8, #8]
  34:	ldur	x0, [x29, #-16]
  38:	mov	x1, x9
  3c:	str	x8, [sp, #24]
  40:	str	x9, [sp, #16]
  44:	str	x10, [sp, #8]
  48:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  4c:	ldr	x8, [sp, #24]
  50:	str	x0, [x8, #16]
  54:	ldur	x9, [x29, #-16]
  58:	ldr	x10, [sp, #16]
  5c:	eor	x0, x9, x10
  60:	ldr	x1, [sp, #8]
  64:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  68:	ldr	x8, [sp, #24]
  6c:	str	x0, [x8, #24]
  70:	ldur	x9, [x29, #-16]
  74:	ldr	x10, [sp, #16]
  78:	mul	x9, x9, x10
  7c:	str	x9, [x8, #32]
  80:	ldur	x0, [x29, #-16]
  84:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  88:	ldr	x8, [sp, #24]
  8c:	str	x0, [x8, #40]
  90:	str	xzr, [x8, #48]
  94:	ldr	x0, [x8, #32]
  98:	ldr	x1, [x8, #40]
  9c:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  a0:	ldr	x8, [sp, #24]
  a4:	str	x0, [x8, #48]
  a8:	ldur	x1, [x29, #-8]
  ac:	mov	x0, x8
  b0:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  b4:	ldp	x29, x30, [sp, #48]
  b8:	add	sp, sp, #0x40
  bc:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state3mixEPKc:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, #0x25                  	// #37
  10:	mov	x9, #0xf273                	// #62067
  14:	movk	x9, #0xbe98, lsl #16
  18:	movk	x9, #0xb66f, lsl #32
  1c:	movk	x9, #0xb492, lsl #48
  20:	mov	x10, #0x2a                  	// #42
  24:	mov	x11, #0x21                  	// #33
  28:	stur	x0, [x29, #-8]
  2c:	stur	x1, [x29, #-16]
  30:	ldur	x12, [x29, #-8]
  34:	ldr	x13, [x12]
  38:	ldr	x14, [x12, #8]
  3c:	add	x13, x13, x14
  40:	ldr	x14, [x12, #24]
  44:	add	x13, x13, x14
  48:	ldur	x14, [x29, #-16]
  4c:	add	x0, x14, #0x8
  50:	stur	x8, [x29, #-24]
  54:	stur	x9, [x29, #-32]
  58:	stur	x10, [x29, #-40]
  5c:	str	x11, [sp, #48]
  60:	str	x12, [sp, #40]
  64:	str	x13, [sp, #32]
  68:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  6c:	ldr	x8, [sp, #32]
  70:	add	x0, x8, x0
  74:	ldur	x1, [x29, #-24]
  78:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  7c:	ldur	x8, [x29, #-32]
  80:	mul	x9, x0, x8
  84:	ldr	x10, [sp, #40]
  88:	str	x9, [x10]
  8c:	ldr	x9, [x10, #8]
  90:	ldr	x11, [x10, #32]
  94:	add	x9, x9, x11
  98:	ldur	x11, [x29, #-16]
  9c:	add	x0, x11, #0x30
  a0:	str	x9, [sp, #24]
  a4:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  a8:	ldr	x8, [sp, #24]
  ac:	add	x0, x8, x0
  b0:	ldur	x1, [x29, #-40]
  b4:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  b8:	ldur	x8, [x29, #-32]
  bc:	mul	x9, x0, x8
  c0:	ldr	x10, [sp, #40]
  c4:	str	x9, [x10, #8]
  c8:	ldr	x9, [x10, #48]
  cc:	ldr	x11, [x10]
  d0:	eor	x9, x11, x9
  d4:	str	x9, [x10]
  d8:	ldr	x9, [x10, #24]
  dc:	ldur	x11, [x29, #-16]
  e0:	add	x0, x11, #0x28
  e4:	str	x9, [sp, #16]
  e8:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  ec:	ldr	x8, [sp, #16]
  f0:	add	x9, x8, x0
  f4:	ldr	x10, [sp, #40]
  f8:	ldr	x11, [x10, #8]
  fc:	add	x9, x11, x9
 100:	str	x9, [x10, #8]
 104:	ldr	x9, [x10, #16]
 108:	ldr	x11, [x10, #40]
 10c:	add	x0, x9, x11
 110:	ldr	x1, [sp, #48]
 114:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 118:	ldur	x8, [x29, #-32]
 11c:	mul	x9, x0, x8
 120:	ldr	x10, [sp, #40]
 124:	str	x9, [x10, #16]
 128:	ldr	x9, [x10, #32]
 12c:	mul	x9, x9, x8
 130:	str	x9, [x10, #24]
 134:	ldr	x9, [x10]
 138:	ldr	x11, [x10, #40]
 13c:	add	x9, x9, x11
 140:	str	x9, [x10, #32]
 144:	ldur	x0, [x29, #-16]
 148:	add	x1, x10, #0x18
 14c:	add	x2, x10, #0x20
 150:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 154:	ldr	x8, [sp, #40]
 158:	ldr	x9, [x8, #16]
 15c:	ldr	x10, [x8, #48]
 160:	add	x9, x9, x10
 164:	str	x9, [x8, #40]
 168:	ldr	x9, [x8, #8]
 16c:	ldur	x10, [x29, #-16]
 170:	add	x0, x10, #0x10
 174:	str	x9, [sp, #8]
 178:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 17c:	ldr	x8, [sp, #8]
 180:	add	x9, x8, x0
 184:	ldr	x10, [sp, #40]
 188:	str	x9, [x10, #48]
 18c:	ldur	x9, [x29, #-16]
 190:	add	x0, x9, #0x20
 194:	add	x1, x10, #0x28
 198:	add	x2, x10, #0x30
 19c:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 1a0:	ldr	x8, [sp, #40]
 1a4:	add	x0, x8, #0x10
 1a8:	mov	x1, x8
 1ac:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 1b0:	ldp	x29, x30, [sp, #96]
 1b4:	add	sp, sp, #0x70
 1b8:	ret

Disassembly of section .text._ZN4llvm7hashing6detail13hash_16_bytesEmm:

0000000000000000 <_ZN4llvm7hashing6detail13hash_16_bytesEmm>:
   0:	sub	sp, sp, #0x30
   4:	mov	x8, #0x2d69                	// #11625
   8:	movk	x8, #0xeb38, lsl #16
   c:	movk	x8, #0xea08, lsl #32
  10:	movk	x8, #0x9ddf, lsl #48
  14:	str	x0, [sp, #40]
  18:	str	x1, [sp, #32]
  1c:	str	x8, [sp, #24]
  20:	ldr	x9, [sp, #40]
  24:	ldr	x10, [sp, #32]
  28:	eor	x9, x9, x10
  2c:	mul	x9, x9, x8
  30:	str	x9, [sp, #16]
  34:	ldr	x9, [sp, #16]
  38:	ldr	x10, [sp, #16]
  3c:	eor	x9, x10, x9, lsr #47
  40:	str	x9, [sp, #16]
  44:	ldr	x9, [sp, #32]
  48:	ldr	x10, [sp, #16]
  4c:	eor	x9, x9, x10
  50:	mul	x9, x9, x8
  54:	str	x9, [sp, #8]
  58:	ldr	x9, [sp, #8]
  5c:	ldr	x10, [sp, #8]
  60:	eor	x9, x10, x9, lsr #47
  64:	str	x9, [sp, #8]
  68:	ldr	x9, [sp, #8]
  6c:	mul	x8, x9, x8
  70:	str	x8, [sp, #8]
  74:	ldr	x0, [sp, #8]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail6rotateEmm:

0000000000000000 <_ZN4llvm7hashing6detail6rotateEmm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	ldr	x8, [sp, #16]
  10:	cbnz	x8, 20 <_ZN4llvm7hashing6detail6rotateEmm+0x20>
  14:	ldr	x8, [sp, #24]
  18:	str	x8, [sp, #8]
  1c:	b	48 <_ZN4llvm7hashing6detail6rotateEmm+0x48>
  20:	ldr	x8, [sp, #24]
  24:	ldr	x9, [sp, #16]
  28:	lsr	x8, x8, x9
  2c:	ldr	x9, [sp, #24]
  30:	ldr	x10, [sp, #16]
  34:	mov	x11, #0x40                  	// #64
  38:	subs	x10, x11, x10
  3c:	lsl	x9, x9, x10
  40:	orr	x8, x8, x9
  44:	str	x8, [sp, #8]
  48:	ldr	x8, [sp, #8]
  4c:	mov	x0, x8
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZN4llvm7hashing6detail9shift_mixEm:

0000000000000000 <_ZN4llvm7hashing6detail9shift_mixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	eor	x0, x8, x9, lsr #47
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm7hashing6detail7fetch64EPKc:

0000000000000000 <_ZN4llvm7hashing6detail7fetch64EPKc>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, #0x15                  	// #21
  10:	mov	x9, #0x2c                  	// #44
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	ldur	x0, [x29, #-8]
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  30:	ldur	x8, [x29, #-16]
  34:	ldr	x9, [x8]
  38:	add	x9, x9, x0
  3c:	str	x9, [x8]
  40:	ldur	x8, [x29, #-8]
  44:	add	x0, x8, #0x18
  48:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  4c:	str	x0, [sp, #32]
  50:	ldur	x8, [x29, #-24]
  54:	ldr	x8, [x8]
  58:	ldur	x9, [x29, #-16]
  5c:	ldr	x9, [x9]
  60:	add	x8, x8, x9
  64:	ldr	x9, [sp, #32]
  68:	add	x0, x8, x9
  6c:	ldr	x1, [sp, #16]
  70:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  74:	ldur	x8, [x29, #-24]
  78:	str	x0, [x8]
  7c:	ldur	x8, [x29, #-16]
  80:	ldr	x8, [x8]
  84:	str	x8, [sp, #24]
  88:	ldur	x8, [x29, #-8]
  8c:	add	x0, x8, #0x8
  90:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  94:	ldur	x8, [x29, #-8]
  98:	add	x8, x8, #0x10
  9c:	str	x0, [sp]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  a8:	ldr	x8, [sp]
  ac:	add	x9, x8, x0
  b0:	ldur	x10, [x29, #-16]
  b4:	ldr	x11, [x10]
  b8:	add	x9, x11, x9
  bc:	str	x9, [x10]
  c0:	ldur	x9, [x29, #-16]
  c4:	ldr	x0, [x9]
  c8:	ldr	x1, [sp, #8]
  cc:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  d0:	ldr	x8, [sp, #24]
  d4:	add	x8, x0, x8
  d8:	ldur	x9, [x29, #-24]
  dc:	ldr	x10, [x9]
  e0:	add	x8, x10, x8
  e4:	str	x8, [x9]
  e8:	ldr	x8, [sp, #32]
  ec:	ldur	x9, [x29, #-16]
  f0:	ldr	x10, [x9]
  f4:	add	x8, x10, x8
  f8:	str	x8, [x9]
  fc:	ldp	x29, x30, [sp, #64]
 100:	add	sp, sp, #0x50
 104:	ret

Disassembly of section .text._ZSt4swapImENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_:

0000000000000000 <_ZSt4swapImENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapImENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapImENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>
  34:	ldr	x8, [x0]
  38:	ldur	x9, [x29, #-8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapImENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #16]
  50:	str	x8, [x9]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-32]
  1c:	stur	x3, [x29, #-40]
  20:	str	x4, [sp, #48]
  24:	ldur	x9, [x29, #-16]
  28:	ldur	x2, [x29, #-32]
  2c:	ldur	x3, [x29, #-40]
  30:	ldr	x0, [sp, #48]
  34:	str	x8, [sp, #40]
  38:	str	x9, [sp, #32]
  3c:	str	x2, [sp, #24]
  40:	str	x3, [sp, #16]
  44:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  48:	ldr	x8, [sp, #32]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #40]
  58:	ldr	x2, [sp, #24]
  5c:	ldr	x3, [sp, #16]
  60:	ldr	x4, [sp, #8]
  64:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  68:	stur	x0, [x29, #-32]
  6c:	ldur	x1, [x29, #-24]
  70:	ldur	x2, [x29, #-32]
  74:	ldur	x3, [x29, #-40]
  78:	ldr	x0, [sp, #32]
  7c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  80:	stur	x0, [x29, #-8]
  84:	ldur	x0, [x29, #-8]
  88:	ldp	x29, x30, [sp, #96]
  8c:	add	sp, sp, #0x70
  90:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	x8, xzr
  10:	sub	x9, x29, #0x18
  14:	sub	x10, x29, #0x28
  18:	stur	x0, [x29, #-8]
  1c:	stur	x1, [x29, #-16]
  20:	stur	x2, [x29, #-24]
  24:	stur	x3, [x29, #-32]
  28:	stur	x4, [x29, #-40]
  2c:	ldur	x11, [x29, #-8]
  30:	ldur	x1, [x29, #-32]
  34:	mov	x0, x9
  38:	mov	x2, x10
  3c:	mov	x3, x8
  40:	str	x11, [sp, #16]
  44:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  48:	tbnz	w0, #0, 110 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x110>
  4c:	ldur	x8, [x29, #-32]
  50:	ldur	x9, [x29, #-24]
  54:	subs	x8, x8, x9
  58:	stur	x8, [x29, #-48]
  5c:	ldur	x0, [x29, #-24]
  60:	ldur	x2, [x29, #-48]
  64:	sub	x1, x29, #0x28
  68:	bl	0 <memcpy>
  6c:	ldur	x8, [x29, #-16]
  70:	ldr	x8, [x8]
  74:	cbnz	x8, b8 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0xb8>
  78:	ldr	x8, [sp, #16]
  7c:	ldr	x1, [x8, #120]
  80:	add	x9, sp, #0x18
  84:	mov	x8, x9
  88:	ldr	x0, [sp, #16]
  8c:	str	x9, [sp, #8]
  90:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  94:	ldr	x8, [sp, #16]
  98:	add	x0, x8, #0x40
  9c:	ldr	x1, [sp, #8]
  a0:	mov	x2, #0x38                  	// #56
  a4:	bl	0 <memcpy>
  a8:	ldur	x8, [x29, #-16]
  ac:	mov	x9, #0x40                  	// #64
  b0:	str	x9, [x8]
  b4:	b	d8 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0xd8>
  b8:	ldr	x8, [sp, #16]
  bc:	add	x0, x8, #0x40
  c0:	mov	x1, x8
  c4:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  c8:	ldur	x8, [x29, #-16]
  cc:	ldr	x9, [x8]
  d0:	add	x9, x9, #0x40
  d4:	str	x9, [x8]
  d8:	sub	x0, x29, #0x18
  dc:	ldr	x8, [sp, #16]
  e0:	stur	x8, [x29, #-24]
  e4:	ldur	x1, [x29, #-32]
  e8:	ldur	x3, [x29, #-48]
  ec:	sub	x2, x29, #0x28
  f0:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  f4:	tbnz	w0, #0, 110 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x110>
  f8:	adrp	x0, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  fc:	add	x0, x0, #0x0
 100:	adrp	x1, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
 104:	add	x1, x1, #0x0
 108:	mov	w2, #0x21f                 	// #543
 10c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 110:	ldur	x0, [x29, #-24]
 114:	ldp	x29, x30, [sp, #128]
 118:	add	sp, sp, #0x90
 11c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17get_hashable_dataINS_9StringRefEEENSt9enable_ifIXntsr16is_hashable_dataIT_EE5valueEmE4typeERKS5_:

0000000000000000 <_ZN4llvm7hashing6detail17get_hashable_dataINS_9StringRefEEENSt9enable_ifIXntsr16is_hashable_dataIT_EE5valueEmE4typeERKS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	ldr	q0, [x9]
  1c:	str	q0, [sp, #16]
  20:	ldr	x0, [sp, #16]
  24:	ldr	x1, [sp, #24]
  28:	str	x8, [sp, #8]
  2c:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  30:	stur	x0, [x29, #-16]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm7hashing6detail17get_hashable_dataINS_9StringRefEEENSt9enable_ifIXntsr16is_hashable_dataIT_EE5valueEmE4typeERKS5_>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	str	x2, [sp, #32]
  18:	str	x3, [sp, #24]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x9, [x29, #-24]
  24:	str	x8, [sp, #16]
  28:	cbnz	x9, 60 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_+0x60>
  2c:	ldr	x8, [sp, #32]
  30:	ldr	x9, [sp, #16]
  34:	subs	x1, x8, x9
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x2, [x8, #120]
  40:	mov	x0, x8
  44:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  48:	sub	x8, x29, #0x8
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #8]
  58:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  5c:	b	c0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_+0xc0>
  60:	ldr	x1, [sp, #32]
  64:	ldr	x2, [sp, #24]
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  70:	ldr	x8, [sp, #16]
  74:	add	x9, x8, #0x40
  78:	mov	x0, x9
  7c:	mov	x1, x8
  80:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  84:	ldr	x8, [sp, #32]
  88:	ldr	x9, [sp, #16]
  8c:	subs	x8, x8, x9
  90:	ldur	x9, [x29, #-24]
  94:	add	x8, x9, x8
  98:	stur	x8, [x29, #-24]
  9c:	ldr	x8, [sp, #16]
  a0:	add	x0, x8, #0x40
  a4:	ldur	x1, [x29, #-24]
  a8:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  ac:	sub	x8, x29, #0x8
  b0:	str	x0, [sp]
  b4:	mov	x0, x8
  b8:	ldr	x1, [sp]
  bc:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  c0:	ldur	x0, [x29, #-8]
  c4:	ldp	x29, x30, [sp, #64]
  c8:	add	sp, sp, #0x50
  cc:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17store_and_advanceImEEbRPcS3_RKT_m:

0000000000000000 <_ZN4llvm7hashing6detail17store_and_advanceImEEbRPcS3_RKT_m>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	str	x3, [sp, #24]
  20:	ldr	x9, [sp, #24]
  24:	subs	x8, x8, x9
  28:	str	x8, [sp, #16]
  2c:	ldur	x8, [x29, #-16]
  30:	ldr	x8, [x8]
  34:	ldr	x9, [sp, #16]
  38:	add	x8, x8, x9
  3c:	ldur	x9, [x29, #-24]
  40:	cmp	x8, x9
  44:	b.ls	58 <_ZN4llvm7hashing6detail17store_and_advanceImEEbRPcS3_RKT_m+0x58>  // b.plast
  48:	mov	w8, wzr
  4c:	and	w8, w8, #0x1
  50:	sturb	w8, [x29, #-1]
  54:	b	9c <_ZN4llvm7hashing6detail17store_and_advanceImEEbRPcS3_RKT_m+0x9c>
  58:	ldr	x8, [sp, #32]
  5c:	str	x8, [sp, #8]
  60:	ldur	x8, [x29, #-16]
  64:	ldr	x0, [x8]
  68:	ldr	x8, [sp, #8]
  6c:	ldr	x9, [sp, #24]
  70:	add	x1, x8, x9
  74:	ldr	x2, [sp, #16]
  78:	bl	0 <memcpy>
  7c:	ldr	x8, [sp, #16]
  80:	ldur	x9, [x29, #-16]
  84:	ldr	x10, [x9]
  88:	add	x8, x10, x8
  8c:	str	x8, [x9]
  90:	mov	w11, #0x1                   	// #1
  94:	and	w11, w11, #0x1
  98:	sturb	w11, [x29, #-1]
  9c:	ldurb	w8, [x29, #-1]
  a0:	and	w0, w8, #0x1
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x50
  ac:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_shortEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp, #8]
  1c:	cmp	x8, #0x4
  20:	b.cc	48 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x48>  // b.lo, b.ul, b.last
  24:	ldr	x8, [sp, #8]
  28:	cmp	x8, #0x8
  2c:	b.hi	48 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x48>  // b.pmore
  30:	ldr	x0, [sp, #16]
  34:	ldr	x1, [sp, #8]
  38:	ldr	x2, [sp]
  3c:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  40:	stur	x0, [x29, #-8]
  44:	b	108 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x108>
  48:	ldr	x8, [sp, #8]
  4c:	cmp	x8, #0x8
  50:	b.ls	78 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x78>  // b.plast
  54:	ldr	x8, [sp, #8]
  58:	cmp	x8, #0x10
  5c:	b.hi	78 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x78>  // b.pmore
  60:	ldr	x0, [sp, #16]
  64:	ldr	x1, [sp, #8]
  68:	ldr	x2, [sp]
  6c:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  70:	stur	x0, [x29, #-8]
  74:	b	108 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x108>
  78:	ldr	x8, [sp, #8]
  7c:	cmp	x8, #0x10
  80:	b.ls	a8 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xa8>  // b.plast
  84:	ldr	x8, [sp, #8]
  88:	cmp	x8, #0x20
  8c:	b.hi	a8 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xa8>  // b.pmore
  90:	ldr	x0, [sp, #16]
  94:	ldr	x1, [sp, #8]
  98:	ldr	x2, [sp]
  9c:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  a0:	stur	x0, [x29, #-8]
  a4:	b	108 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x108>
  a8:	ldr	x8, [sp, #8]
  ac:	cmp	x8, #0x20
  b0:	b.ls	cc <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xcc>  // b.plast
  b4:	ldr	x0, [sp, #16]
  b8:	ldr	x1, [sp, #8]
  bc:	ldr	x2, [sp]
  c0:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  c4:	stur	x0, [x29, #-8]
  c8:	b	108 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x108>
  cc:	ldr	x8, [sp, #8]
  d0:	cbz	x8, ec <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xec>
  d4:	ldr	x0, [sp, #16]
  d8:	ldr	x1, [sp, #8]
  dc:	ldr	x2, [sp]
  e0:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  e4:	stur	x0, [x29, #-8]
  e8:	b	108 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x108>
  ec:	ldr	x8, [sp]
  f0:	mov	x9, #0x404f                	// #16463
  f4:	movk	x9, #0x2f90, lsl #16
  f8:	movk	x9, #0x6a3b, lsl #32
  fc:	movk	x9, #0x9ae1, lsl #48
 100:	eor	x8, x9, x8
 104:	stur	x8, [x29, #-8]
 108:	ldur	x0, [x29, #-8]
 10c:	ldp	x29, x30, [sp, #32]
 110:	add	sp, sp, #0x30
 114:	ret

Disassembly of section .text._ZN4llvm9hash_codeC2Em:

0000000000000000 <_ZN4llvm9hash_codeC2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt3_V26rotateIPcEET_S2_S2_S2_:

0000000000000000 <_ZNSt3_V26rotateIPcEET_S2_S2_S2_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldur	x2, [x29, #-24]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	str	x1, [sp, #16]
  34:	str	x2, [sp, #8]
  38:	bl	0 <_ZNSt3_V26rotateIPcEET_S2_S2_S2_>
  3c:	ldurb	w3, [x29, #-25]
  40:	ldr	x0, [sp, #24]
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZNSt3_V26rotateIPcEET_S2_S2_S2_>
  50:	ldp	x29, x30, [sp, #64]
  54:	add	sp, sp, #0x50
  58:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state8finalizeEm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, #0xf273                	// #62067
  10:	movk	x8, #0xbe98, lsl #16
  14:	movk	x8, #0xb66f, lsl #32
  18:	movk	x8, #0xb492, lsl #48
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	ldur	x9, [x29, #-8]
  28:	ldr	x0, [x9, #24]
  2c:	ldr	x1, [x9, #40]
  30:	stur	x8, [x29, #-24]
  34:	str	x9, [sp, #32]
  38:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  3c:	ldr	x8, [sp, #32]
  40:	ldr	x9, [x8, #8]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x9
  4c:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  50:	ldur	x8, [x29, #-24]
  54:	mul	x9, x0, x8
  58:	ldr	x10, [sp, #24]
  5c:	add	x9, x10, x9
  60:	ldr	x11, [sp, #32]
  64:	ldr	x12, [x11, #16]
  68:	add	x0, x9, x12
  6c:	ldr	x9, [x11, #32]
  70:	ldr	x1, [x11, #48]
  74:	str	x0, [sp, #16]
  78:	mov	x0, x9
  7c:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  80:	ldur	x8, [x29, #-16]
  84:	str	x0, [sp, #8]
  88:	mov	x0, x8
  8c:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  90:	ldur	x8, [x29, #-24]
  94:	mul	x9, x0, x8
  98:	ldr	x10, [sp, #8]
  9c:	add	x9, x10, x9
  a0:	ldr	x11, [sp, #32]
  a4:	ldr	x12, [x11]
  a8:	add	x1, x9, x12
  ac:	ldr	x0, [sp, #16]
  b0:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  b4:	ldp	x29, x30, [sp, #64]
  b8:	add	sp, sp, #0x50
  bc:	ret

Disassembly of section .text._ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm>
  20:	mov	w8, w0
  24:	ubfx	x8, x8, #0, #32
  28:	str	x8, [sp, #16]
  2c:	ldur	x8, [x29, #-16]
  30:	ldr	x9, [sp, #16]
  34:	add	x0, x8, x9, lsl #3
  38:	ldr	x8, [sp, #24]
  3c:	ldur	x9, [x29, #-8]
  40:	ldur	x10, [x29, #-16]
  44:	add	x9, x9, x10
  48:	mov	x10, #0xfffffffffffffffc    	// #-4
  4c:	add	x9, x9, x10
  50:	str	x0, [sp, #8]
  54:	mov	x0, x9
  58:	str	x8, [sp]
  5c:	bl	0 <_ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm>
  60:	mov	w8, w0
  64:	ubfx	x8, x8, #0, #32
  68:	ldr	x9, [sp]
  6c:	eor	x1, x9, x8
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm>
  78:	ldp	x29, x30, [sp, #48]
  7c:	add	sp, sp, #0x40
  80:	ret

Disassembly of section .text._ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>
  20:	str	x0, [sp, #32]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	add	x8, x8, x9
  30:	mov	x9, #0xfffffffffffffff8    	// #-8
  34:	add	x0, x8, x9
  38:	bl	0 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>
  3c:	str	x0, [sp, #24]
  40:	ldur	x8, [x29, #-24]
  44:	ldr	x9, [sp, #32]
  48:	eor	x0, x8, x9
  4c:	ldr	x8, [sp, #24]
  50:	ldur	x9, [x29, #-16]
  54:	add	x8, x8, x9
  58:	ldur	x1, [x29, #-16]
  5c:	str	x0, [sp, #16]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>
  68:	ldr	x8, [sp, #16]
  6c:	str	x0, [sp, #8]
  70:	mov	x0, x8
  74:	ldr	x1, [sp, #8]
  78:	bl	0 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>
  7c:	ldr	x8, [sp, #24]
  80:	eor	x0, x0, x8
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	mov	x8, #0xf273                	// #62067
  10:	movk	x8, #0xbe98, lsl #16
  14:	movk	x8, #0xb66f, lsl #32
  18:	movk	x8, #0xb492, lsl #48
  1c:	mov	x9, #0x404f                	// #16463
  20:	movk	x9, #0x2f90, lsl #16
  24:	movk	x9, #0x6a3b, lsl #32
  28:	movk	x9, #0x9ae1, lsl #48
  2c:	mov	x10, #0x3127                	// #12583
  30:	movk	x10, #0x97cb, lsl #16
  34:	movk	x10, #0xc85c, lsl #32
  38:	movk	x10, #0xc3a5, lsl #48
  3c:	mov	x11, #0x2b                  	// #43
  40:	mov	x12, #0x1e                  	// #30
  44:	mov	x13, #0x6557                	// #25943
  48:	movk	x13, #0x509e, lsl #16
  4c:	movk	x13, #0xd7c7, lsl #32
  50:	movk	x13, #0xc949, lsl #48
  54:	mov	x14, #0x14                  	// #20
  58:	stur	x0, [x29, #-8]
  5c:	stur	x1, [x29, #-16]
  60:	stur	x2, [x29, #-24]
  64:	ldur	x0, [x29, #-8]
  68:	stur	x8, [x29, #-64]
  6c:	str	x9, [sp, #72]
  70:	str	x10, [sp, #64]
  74:	str	x11, [sp, #56]
  78:	str	x12, [sp, #48]
  7c:	str	x13, [sp, #40]
  80:	str	x14, [sp, #32]
  84:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  88:	ldur	x8, [x29, #-64]
  8c:	mul	x9, x0, x8
  90:	stur	x9, [x29, #-32]
  94:	ldur	x9, [x29, #-8]
  98:	add	x0, x9, #0x8
  9c:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  a0:	stur	x0, [x29, #-40]
  a4:	ldur	x8, [x29, #-8]
  a8:	ldur	x9, [x29, #-16]
  ac:	add	x8, x8, x9
  b0:	mov	x9, #0xfffffffffffffff8    	// #-8
  b4:	add	x0, x8, x9
  b8:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  bc:	ldr	x8, [sp, #72]
  c0:	mul	x9, x0, x8
  c4:	stur	x9, [x29, #-48]
  c8:	ldur	x9, [x29, #-8]
  cc:	ldur	x10, [x29, #-16]
  d0:	add	x9, x9, x10
  d4:	mov	x10, #0xfffffffffffffff0    	// #-16
  d8:	add	x0, x9, x10
  dc:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  e0:	ldr	x8, [sp, #64]
  e4:	mul	x9, x0, x8
  e8:	stur	x9, [x29, #-56]
  ec:	ldur	x9, [x29, #-32]
  f0:	ldur	x10, [x29, #-40]
  f4:	subs	x0, x9, x10
  f8:	ldr	x1, [sp, #56]
  fc:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
 100:	ldur	x8, [x29, #-48]
 104:	ldur	x9, [x29, #-24]
 108:	eor	x8, x8, x9
 10c:	str	x0, [sp, #24]
 110:	mov	x0, x8
 114:	ldr	x1, [sp, #48]
 118:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
 11c:	ldr	x8, [sp, #24]
 120:	add	x9, x8, x0
 124:	ldur	x10, [x29, #-56]
 128:	add	x0, x9, x10
 12c:	ldur	x9, [x29, #-32]
 130:	ldur	x10, [x29, #-40]
 134:	ldr	x11, [sp, #40]
 138:	eor	x10, x10, x11
 13c:	str	x0, [sp, #16]
 140:	mov	x0, x10
 144:	ldr	x1, [sp, #32]
 148:	str	x9, [sp, #8]
 14c:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
 150:	ldr	x8, [sp, #8]
 154:	add	x9, x8, x0
 158:	ldur	x10, [x29, #-48]
 15c:	subs	x9, x9, x10
 160:	ldur	x10, [x29, #-16]
 164:	add	x9, x9, x10
 168:	ldur	x10, [x29, #-24]
 16c:	add	x1, x9, x10
 170:	ldr	x0, [sp, #16]
 174:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
 178:	ldp	x29, x30, [sp, #144]
 17c:	add	sp, sp, #0xa0
 180:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #192]
   8:	add	x29, sp, #0xc0
   c:	mov	x8, #0x3127                	// #12583
  10:	movk	x8, #0x97cb, lsl #16
  14:	movk	x8, #0xc85c, lsl #32
  18:	movk	x8, #0xc3a5, lsl #48
  1c:	mov	x9, #0x34                  	// #52
  20:	mov	x10, #0x25                  	// #37
  24:	mov	x11, #0x7                   	// #7
  28:	mov	x12, #0x1f                  	// #31
  2c:	mov	x13, #0x404f                	// #16463
  30:	movk	x13, #0x2f90, lsl #16
  34:	movk	x13, #0x6a3b, lsl #32
  38:	movk	x13, #0x9ae1, lsl #48
  3c:	stur	x0, [x29, #-8]
  40:	stur	x1, [x29, #-16]
  44:	stur	x2, [x29, #-24]
  48:	ldur	x14, [x29, #-8]
  4c:	add	x0, x14, #0x18
  50:	str	x8, [sp, #88]
  54:	str	x9, [sp, #80]
  58:	str	x10, [sp, #72]
  5c:	str	x11, [sp, #64]
  60:	str	x12, [sp, #56]
  64:	str	x13, [sp, #48]
  68:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  6c:	stur	x0, [x29, #-32]
  70:	ldur	x0, [x29, #-8]
  74:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  78:	ldur	x8, [x29, #-16]
  7c:	ldur	x9, [x29, #-8]
  80:	ldur	x10, [x29, #-16]
  84:	add	x9, x9, x10
  88:	mov	x10, #0xfffffffffffffff0    	// #-16
  8c:	add	x9, x9, x10
  90:	str	x0, [sp, #40]
  94:	mov	x0, x9
  98:	str	x8, [sp, #32]
  9c:	str	x10, [sp, #24]
  a0:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  a4:	ldr	x8, [sp, #32]
  a8:	add	x9, x8, x0
  ac:	ldr	x10, [sp, #88]
  b0:	mul	x9, x9, x10
  b4:	ldr	x11, [sp, #40]
  b8:	add	x9, x11, x9
  bc:	stur	x9, [x29, #-40]
  c0:	ldur	x9, [x29, #-40]
  c4:	ldur	x12, [x29, #-32]
  c8:	add	x0, x9, x12
  cc:	ldr	x1, [sp, #80]
  d0:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  d4:	stur	x0, [x29, #-48]
  d8:	ldur	x0, [x29, #-40]
  dc:	ldr	x1, [sp, #72]
  e0:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  e4:	stur	x0, [x29, #-56]
  e8:	ldur	x8, [x29, #-8]
  ec:	add	x0, x8, #0x8
  f0:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  f4:	ldur	x8, [x29, #-40]
  f8:	add	x8, x8, x0
  fc:	stur	x8, [x29, #-40]
 100:	ldur	x0, [x29, #-40]
 104:	ldr	x1, [sp, #64]
 108:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 10c:	ldur	x8, [x29, #-56]
 110:	add	x8, x8, x0
 114:	stur	x8, [x29, #-56]
 118:	ldur	x8, [x29, #-8]
 11c:	add	x0, x8, #0x10
 120:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 124:	ldur	x8, [x29, #-40]
 128:	add	x8, x8, x0
 12c:	stur	x8, [x29, #-40]
 130:	ldur	x8, [x29, #-40]
 134:	ldur	x9, [x29, #-32]
 138:	add	x8, x8, x9
 13c:	stur	x8, [x29, #-64]
 140:	ldur	x8, [x29, #-48]
 144:	ldur	x0, [x29, #-40]
 148:	ldr	x1, [sp, #56]
 14c:	str	x8, [sp, #16]
 150:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 154:	ldr	x8, [sp, #16]
 158:	add	x9, x8, x0
 15c:	ldur	x10, [x29, #-56]
 160:	add	x9, x9, x10
 164:	stur	x9, [x29, #-72]
 168:	ldur	x9, [x29, #-8]
 16c:	add	x0, x9, #0x10
 170:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 174:	ldur	x8, [x29, #-8]
 178:	ldur	x9, [x29, #-16]
 17c:	add	x8, x8, x9
 180:	mov	x9, #0xffffffffffffffe0    	// #-32
 184:	add	x8, x8, x9
 188:	str	x0, [sp, #8]
 18c:	mov	x0, x8
 190:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 194:	ldr	x8, [sp, #8]
 198:	add	x9, x8, x0
 19c:	stur	x9, [x29, #-40]
 1a0:	ldur	x9, [x29, #-8]
 1a4:	ldur	x10, [x29, #-16]
 1a8:	add	x9, x9, x10
 1ac:	mov	x10, #0xfffffffffffffff8    	// #-8
 1b0:	add	x0, x9, x10
 1b4:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 1b8:	stur	x0, [x29, #-32]
 1bc:	ldur	x8, [x29, #-40]
 1c0:	ldur	x9, [x29, #-32]
 1c4:	add	x0, x8, x9
 1c8:	ldr	x1, [sp, #80]
 1cc:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 1d0:	stur	x0, [x29, #-48]
 1d4:	ldur	x0, [x29, #-40]
 1d8:	ldr	x1, [sp, #72]
 1dc:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 1e0:	stur	x0, [x29, #-56]
 1e4:	ldur	x8, [x29, #-8]
 1e8:	ldur	x9, [x29, #-16]
 1ec:	add	x8, x8, x9
 1f0:	mov	x9, #0xffffffffffffffe8    	// #-24
 1f4:	add	x0, x8, x9
 1f8:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 1fc:	ldur	x8, [x29, #-40]
 200:	add	x8, x8, x0
 204:	stur	x8, [x29, #-40]
 208:	ldur	x0, [x29, #-40]
 20c:	ldr	x1, [sp, #64]
 210:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 214:	ldur	x8, [x29, #-56]
 218:	add	x8, x8, x0
 21c:	stur	x8, [x29, #-56]
 220:	ldur	x8, [x29, #-8]
 224:	ldur	x9, [x29, #-16]
 228:	add	x8, x8, x9
 22c:	ldr	x9, [sp, #24]
 230:	add	x0, x8, x9
 234:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 238:	ldur	x8, [x29, #-40]
 23c:	add	x8, x8, x0
 240:	stur	x8, [x29, #-40]
 244:	ldur	x8, [x29, #-40]
 248:	ldur	x9, [x29, #-32]
 24c:	add	x8, x8, x9
 250:	stur	x8, [x29, #-80]
 254:	ldur	x8, [x29, #-48]
 258:	ldur	x0, [x29, #-40]
 25c:	ldr	x1, [sp, #56]
 260:	str	x8, [sp]
 264:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 268:	ldr	x8, [sp]
 26c:	add	x9, x8, x0
 270:	ldur	x10, [x29, #-56]
 274:	add	x9, x9, x10
 278:	stur	x9, [x29, #-88]
 27c:	ldur	x9, [x29, #-64]
 280:	ldur	x10, [x29, #-88]
 284:	add	x9, x9, x10
 288:	ldr	x10, [sp, #48]
 28c:	mul	x9, x9, x10
 290:	ldur	x11, [x29, #-80]
 294:	ldur	x12, [x29, #-72]
 298:	add	x11, x11, x12
 29c:	ldr	x12, [sp, #88]
 2a0:	mul	x11, x11, x12
 2a4:	add	x0, x9, x11
 2a8:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 2ac:	str	x0, [sp, #96]
 2b0:	ldur	x8, [x29, #-24]
 2b4:	ldr	x9, [sp, #96]
 2b8:	ldr	x10, [sp, #88]
 2bc:	mul	x9, x9, x10
 2c0:	eor	x8, x8, x9
 2c4:	ldur	x9, [x29, #-72]
 2c8:	add	x0, x8, x9
 2cc:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 2d0:	ldr	x8, [sp, #48]
 2d4:	mul	x0, x0, x8
 2d8:	ldp	x29, x30, [sp, #192]
 2dc:	add	sp, sp, #0xd0
 2e0:	ret

Disassembly of section .text._ZN4llvm7hashing6detail15hash_1to3_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail15hash_1to3_bytesEPKcmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x404f                	// #16463
  10:	movk	x8, #0x2f90, lsl #16
  14:	movk	x8, #0x6a3b, lsl #32
  18:	movk	x8, #0x9ae1, lsl #48
  1c:	mov	x9, #0x6557                	// #25943
  20:	movk	x9, #0x509e, lsl #16
  24:	movk	x9, #0xd7c7, lsl #32
  28:	movk	x9, #0xc949, lsl #48
  2c:	stur	x0, [x29, #-8]
  30:	stur	x1, [x29, #-16]
  34:	str	x2, [sp, #24]
  38:	ldur	x10, [x29, #-8]
  3c:	ldrb	w11, [x10]
  40:	strb	w11, [sp, #23]
  44:	ldur	x10, [x29, #-8]
  48:	ldur	x12, [x29, #-16]
  4c:	lsr	x12, x12, #1
  50:	add	x10, x10, x12
  54:	ldrb	w11, [x10]
  58:	strb	w11, [sp, #22]
  5c:	ldur	x10, [x29, #-8]
  60:	ldur	x12, [x29, #-16]
  64:	subs	x12, x12, #0x1
  68:	add	x10, x10, x12
  6c:	ldrb	w11, [x10]
  70:	strb	w11, [sp, #21]
  74:	ldrb	w11, [sp, #23]
  78:	ldrb	w13, [sp, #22]
  7c:	add	w11, w11, w13, lsl #8
  80:	str	w11, [sp, #16]
  84:	ldur	x10, [x29, #-16]
  88:	ldrb	w11, [sp, #21]
  8c:	add	w10, w10, w11, lsl #2
  90:	str	w10, [sp, #12]
  94:	ldr	w10, [sp, #16]
  98:	mov	w12, w10
  9c:	mul	x12, x12, x8
  a0:	ldr	w10, [sp, #12]
  a4:	mov	w14, w10
  a8:	mul	x9, x14, x9
  ac:	eor	x9, x12, x9
  b0:	ldr	x12, [sp, #24]
  b4:	eor	x0, x9, x12
  b8:	str	x8, [sp]
  bc:	bl	0 <_ZN4llvm7hashing6detail15hash_1to3_bytesEPKcmm>
  c0:	ldr	x8, [sp]
  c4:	mul	x0, x0, x8
  c8:	ldp	x29, x30, [sp, #48]
  cc:	add	sp, sp, #0x40
  d0:	ret

Disassembly of section .text._ZN4llvm7hashing6detail7fetch32EPKc:

0000000000000000 <_ZN4llvm7hashing6detail7fetch32EPKc>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8]
  10:	str	w9, [sp, #4]
  14:	ldr	w0, [sp, #4]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag:

0000000000000000 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	sturb	w3, [x29, #-9]
  10:	stur	x0, [x29, #-24]
  14:	stur	x1, [x29, #-32]
  18:	stur	x2, [x29, #-40]
  1c:	ldur	x8, [x29, #-24]
  20:	ldur	x9, [x29, #-32]
  24:	cmp	x8, x9
  28:	b.ne	38 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x38>  // b.any
  2c:	ldur	x8, [x29, #-40]
  30:	stur	x8, [x29, #-8]
  34:	b	354 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x354>
  38:	ldur	x8, [x29, #-40]
  3c:	ldur	x9, [x29, #-32]
  40:	cmp	x8, x9
  44:	b.ne	54 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x54>  // b.any
  48:	ldur	x8, [x29, #-24]
  4c:	stur	x8, [x29, #-8]
  50:	b	354 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x354>
  54:	ldur	x8, [x29, #-40]
  58:	ldur	x9, [x29, #-24]
  5c:	subs	x8, x8, x9
  60:	stur	x8, [x29, #-48]
  64:	ldur	x8, [x29, #-32]
  68:	ldur	x9, [x29, #-24]
  6c:	subs	x8, x8, x9
  70:	stur	x8, [x29, #-56]
  74:	ldur	x8, [x29, #-56]
  78:	ldur	x9, [x29, #-48]
  7c:	ldur	x10, [x29, #-56]
  80:	subs	x9, x9, x10
  84:	cmp	x8, x9
  88:	b.ne	a8 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xa8>  // b.any
  8c:	ldur	x0, [x29, #-24]
  90:	ldur	x1, [x29, #-32]
  94:	ldur	x2, [x29, #-32]
  98:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
  9c:	ldur	x8, [x29, #-32]
  a0:	stur	x8, [x29, #-8]
  a4:	b	354 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x354>
  a8:	ldur	x8, [x29, #-24]
  ac:	stur	x8, [x29, #-64]
  b0:	ldur	x8, [x29, #-24]
  b4:	ldur	x9, [x29, #-40]
  b8:	ldur	x10, [x29, #-32]
  bc:	subs	x9, x9, x10
  c0:	add	x8, x8, x9
  c4:	str	x8, [sp, #72]
  c8:	ldur	x8, [x29, #-56]
  cc:	ldur	x9, [x29, #-48]
  d0:	ldur	x10, [x29, #-56]
  d4:	subs	x9, x9, x10
  d8:	cmp	x8, x9
  dc:	b.ge	204 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x204>  // b.tcont
  e0:	ldur	x8, [x29, #-56]
  e4:	cmp	x8, #0x1
  e8:	b.ne	158 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x158>  // b.any
  ec:	ldur	x0, [x29, #-64]
  f0:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
  f4:	ldrb	w8, [x0]
  f8:	add	x0, sp, #0x47
  fc:	strb	w8, [sp, #71]
 100:	ldur	x9, [x29, #-64]
 104:	add	x9, x9, #0x1
 108:	ldur	x10, [x29, #-64]
 10c:	ldur	x11, [x29, #-48]
 110:	add	x1, x10, x11
 114:	ldur	x2, [x29, #-64]
 118:	str	x0, [sp, #16]
 11c:	mov	x0, x9
 120:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 124:	ldr	x9, [sp, #16]
 128:	mov	x0, x9
 12c:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 130:	ldrb	w8, [x0]
 134:	ldur	x9, [x29, #-64]
 138:	ldur	x10, [x29, #-48]
 13c:	add	x9, x9, x10
 140:	mov	x10, #0xffffffffffffffff    	// #-1
 144:	add	x9, x9, x10
 148:	strb	w8, [x9]
 14c:	ldr	x9, [sp, #72]
 150:	stur	x9, [x29, #-8]
 154:	b	354 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x354>
 158:	ldur	x8, [x29, #-64]
 15c:	ldur	x9, [x29, #-56]
 160:	add	x8, x8, x9
 164:	str	x8, [sp, #56]
 168:	str	xzr, [sp, #48]
 16c:	ldr	x8, [sp, #48]
 170:	ldur	x9, [x29, #-48]
 174:	ldur	x10, [x29, #-56]
 178:	subs	x9, x9, x10
 17c:	cmp	x8, x9
 180:	b.ge	1b8 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1b8>  // b.tcont
 184:	ldur	x0, [x29, #-64]
 188:	ldr	x1, [sp, #56]
 18c:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 190:	ldur	x8, [x29, #-64]
 194:	add	x8, x8, #0x1
 198:	stur	x8, [x29, #-64]
 19c:	ldr	x8, [sp, #56]
 1a0:	add	x8, x8, #0x1
 1a4:	str	x8, [sp, #56]
 1a8:	ldr	x8, [sp, #48]
 1ac:	add	x8, x8, #0x1
 1b0:	str	x8, [sp, #48]
 1b4:	b	16c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x16c>
 1b8:	ldur	x8, [x29, #-56]
 1bc:	ldur	x9, [x29, #-48]
 1c0:	sdiv	x10, x9, x8
 1c4:	mul	x8, x10, x8
 1c8:	subs	x8, x9, x8
 1cc:	stur	x8, [x29, #-48]
 1d0:	ldur	x8, [x29, #-48]
 1d4:	cbnz	x8, 1e4 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1e4>
 1d8:	ldr	x8, [sp, #72]
 1dc:	stur	x8, [x29, #-8]
 1e0:	b	354 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x354>
 1e4:	sub	x0, x29, #0x30
 1e8:	sub	x1, x29, #0x38
 1ec:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 1f0:	ldur	x8, [x29, #-48]
 1f4:	ldur	x9, [x29, #-56]
 1f8:	subs	x8, x8, x9
 1fc:	stur	x8, [x29, #-56]
 200:	b	350 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x350>
 204:	ldur	x8, [x29, #-48]
 208:	ldur	x9, [x29, #-56]
 20c:	subs	x8, x8, x9
 210:	stur	x8, [x29, #-56]
 214:	ldur	x8, [x29, #-56]
 218:	cmp	x8, #0x1
 21c:	b.ne	29c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x29c>  // b.any
 220:	ldur	x8, [x29, #-64]
 224:	ldur	x9, [x29, #-48]
 228:	add	x8, x8, x9
 22c:	mov	x9, #0xffffffffffffffff    	// #-1
 230:	add	x0, x8, x9
 234:	str	x9, [sp, #8]
 238:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 23c:	ldrb	w10, [x0]
 240:	add	x0, sp, #0x2f
 244:	strb	w10, [sp, #47]
 248:	ldur	x8, [x29, #-64]
 24c:	ldur	x9, [x29, #-64]
 250:	ldur	x11, [x29, #-48]
 254:	add	x9, x9, x11
 258:	ldr	x11, [sp, #8]
 25c:	add	x1, x9, x11
 260:	ldur	x9, [x29, #-64]
 264:	ldur	x12, [x29, #-48]
 268:	add	x2, x9, x12
 26c:	str	x0, [sp]
 270:	mov	x0, x8
 274:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 278:	ldr	x8, [sp]
 27c:	mov	x0, x8
 280:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 284:	ldrb	w10, [x0]
 288:	ldur	x8, [x29, #-64]
 28c:	strb	w10, [x8]
 290:	ldr	x8, [sp, #72]
 294:	stur	x8, [x29, #-8]
 298:	b	354 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x354>
 29c:	ldur	x8, [x29, #-64]
 2a0:	ldur	x9, [x29, #-48]
 2a4:	add	x8, x8, x9
 2a8:	str	x8, [sp, #32]
 2ac:	ldr	x8, [sp, #32]
 2b0:	ldur	x9, [x29, #-56]
 2b4:	mov	x10, xzr
 2b8:	subs	x9, x10, x9
 2bc:	add	x8, x8, x9
 2c0:	stur	x8, [x29, #-64]
 2c4:	str	xzr, [sp, #24]
 2c8:	ldr	x8, [sp, #24]
 2cc:	ldur	x9, [x29, #-48]
 2d0:	ldur	x10, [x29, #-56]
 2d4:	subs	x9, x9, x10
 2d8:	cmp	x8, x9
 2dc:	b.ge	318 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x318>  // b.tcont
 2e0:	ldur	x8, [x29, #-64]
 2e4:	mov	x9, #0xffffffffffffffff    	// #-1
 2e8:	add	x8, x8, x9
 2ec:	stur	x8, [x29, #-64]
 2f0:	ldr	x8, [sp, #32]
 2f4:	add	x8, x8, x9
 2f8:	str	x8, [sp, #32]
 2fc:	ldur	x0, [x29, #-64]
 300:	ldr	x1, [sp, #32]
 304:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 308:	ldr	x8, [sp, #24]
 30c:	add	x8, x8, #0x1
 310:	str	x8, [sp, #24]
 314:	b	2c8 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x2c8>
 318:	ldur	x8, [x29, #-56]
 31c:	ldur	x9, [x29, #-48]
 320:	sdiv	x10, x9, x8
 324:	mul	x8, x10, x8
 328:	subs	x8, x9, x8
 32c:	stur	x8, [x29, #-48]
 330:	ldur	x8, [x29, #-48]
 334:	cbnz	x8, 344 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x344>
 338:	ldr	x8, [sp, #72]
 33c:	stur	x8, [x29, #-8]
 340:	b	354 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x354>
 344:	sub	x0, x29, #0x30
 348:	sub	x1, x29, #0x38
 34c:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 350:	b	c8 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xc8>
 354:	ldur	x0, [x29, #-8]
 358:	ldp	x29, x30, [sp, #144]
 35c:	add	sp, sp, #0xa0
 360:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_:

0000000000000000 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt11swap_rangesIPcS0_ET0_T_S2_S1_:

0000000000000000 <_ZSt11swap_rangesIPcS0_ET0_T_S2_S1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x9, [sp, #16]
  20:	cmp	x8, x9
  24:	b.eq	50 <_ZSt11swap_rangesIPcS0_ET0_T_S2_S1_+0x50>  // b.none
  28:	ldur	x0, [x29, #-8]
  2c:	ldr	x1, [sp, #8]
  30:	bl	0 <_ZSt11swap_rangesIPcS0_ET0_T_S2_S1_>
  34:	ldur	x8, [x29, #-8]
  38:	add	x8, x8, #0x1
  3c:	stur	x8, [x29, #-8]
  40:	ldr	x8, [sp, #8]
  44:	add	x8, x8, #0x1
  48:	str	x8, [sp, #8]
  4c:	b	18 <_ZSt11swap_rangesIPcS0_ET0_T_S2_S1_+0x18>
  50:	ldr	x0, [sp, #8]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZSt4moveIRcEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRcEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIPcS0_ET0_T_S2_S1_:

0000000000000000 <_ZSt4moveIPcS0_ET0_T_S2_S1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4moveIPcS0_ET0_T_S2_S1_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4moveIPcS0_ET0_T_S2_S1_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4moveIPcS0_ET0_T_S2_S1_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt9iter_swapIPcS0_EvT_T0_:

0000000000000000 <_ZSt9iter_swapIPcS0_EvT_T0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt9iter_swapIPcS0_EvT_T0_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt4swapIlENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_:

0000000000000000 <_ZSt4swapIlENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapIlENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapIlENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>
  34:	ldr	x8, [x0]
  38:	ldur	x9, [x29, #-8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapIlENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #16]
  50:	str	x8, [x9]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZSt13move_backwardIPcS0_ET0_T_S2_S1_:

0000000000000000 <_ZSt13move_backwardIPcS0_ET0_T_S2_S1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt13move_backwardIPcS0_ET0_T_S2_S1_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt13move_backwardIPcS0_ET0_T_S2_S1_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt13move_backwardIPcS0_ET0_T_S2_S1_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_:

0000000000000000 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPcET_S1_:

0000000000000000 <_ZSt12__miter_baseIPcET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPcET_RKS1_S1_:

0000000000000000 <_ZSt12__niter_wrapIPcET_RKS1_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_:

0000000000000000 <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPcET_S1_:

0000000000000000 <_ZSt12__niter_baseIPcET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_:

0000000000000000 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldur	x9, [x29, #-8]
  20:	subs	x8, x8, x9
  24:	str	x8, [sp]
  28:	ldr	x8, [sp]
  2c:	cbz	x8, 48 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_+0x48>
  30:	ldr	x0, [sp, #8]
  34:	ldur	x1, [x29, #-8]
  38:	ldr	x8, [sp]
  3c:	mov	x9, #0x1                   	// #1
  40:	mul	x2, x9, x8
  44:	bl	0 <memmove>
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp]
  50:	add	x0, x8, x9
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZSt4swapIcENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_:

0000000000000000 <_ZSt4swapIcENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0xf
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapIcENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>
  24:	ldrb	w9, [x0]
  28:	strb	w9, [sp, #15]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapIcENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>
  34:	ldrb	w9, [x0]
  38:	ldur	x8, [x29, #-8]
  3c:	strb	w9, [x8]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapIcENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_>
  48:	ldrb	w9, [x0]
  4c:	ldr	x8, [sp, #16]
  50:	strb	w9, [x8]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_:

0000000000000000 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt22__copy_move_backward_aILb1EPcS0_ET1_T0_S2_S1_:

0000000000000000 <_ZSt22__copy_move_backward_aILb1EPcS0_ET1_T0_S2_S1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt22__copy_move_backward_aILb1EPcS0_ET1_T0_S2_S1_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIcEEPT_PKS3_S6_S4_:

0000000000000000 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIcEEPT_PKS3_S6_S4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #16]
  1c:	ldur	x9, [x29, #-8]
  20:	subs	x8, x8, x9
  24:	str	x8, [sp]
  28:	ldr	x8, [sp]
  2c:	cbz	x8, 58 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIcEEPT_PKS3_S6_S4_+0x58>
  30:	ldr	x8, [sp, #8]
  34:	ldr	x9, [sp]
  38:	mov	x10, xzr
  3c:	subs	x9, x10, x9
  40:	add	x0, x8, x9
  44:	ldur	x1, [x29, #-8]
  48:	ldr	x8, [sp]
  4c:	mov	x9, #0x1                   	// #1
  50:	mul	x2, x9, x8
  54:	bl	0 <memmove>
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp]
  60:	mov	x10, xzr
  64:	subs	x9, x10, x9
  68:	add	x0, x8, x9
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x9, x29, #0x10
  10:	sub	x2, x29, #0x18
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x10, [x29, #-8]
  20:	mov	x0, x10
  24:	mov	x1, x9
  28:	str	x8, [sp, #32]
  2c:	str	x10, [sp, #24]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>
  34:	tbnz	w0, #0, 3c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_+0x3c>
  38:	b	78 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_+0x78>
  3c:	ldur	x1, [x29, #-24]
  40:	ldr	x0, [sp, #24]
  44:	str	x1, [sp, #16]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>
  4c:	ldr	x8, [sp, #32]
  50:	ldr	x9, [sp, #24]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x9
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	mov	x3, x9
  68:	mov	w10, #0x1                   	// #1
  6c:	and	w4, w10, #0x1
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>
  74:	b	84 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_+0x84>
  78:	ldr	x8, [sp, #32]
  7c:	ldr	x0, [sp, #24]
  80:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorC2ERKNS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEE:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorC2ERKNS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	q0, [x9]
  18:	str	q0, [x8]
  1c:	ldr	q0, [x9, #16]
  20:	str	q0, [x8, #16]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPS8_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPS8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	mov	x2, x8
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPS8_>
  2c:	mov	w9, #0x1                   	// #1
  30:	and	w9, w0, w9
  34:	strb	w9, [sp, #15]
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x10, [sp, #24]
  40:	str	x8, [x10]
  44:	ldrb	w9, [sp, #15]
  48:	and	w0, w9, #0x1
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	and	w9, w4, #0x1
  20:	sturb	w9, [x29, #-33]
  24:	ldur	x10, [x29, #-8]
  28:	str	x8, [sp, #24]
  2c:	str	x10, [sp, #16]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  34:	tbnz	w0, #0, 3c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x3c>
  38:	b	9c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x9c>
  3c:	ldur	x8, [x29, #-16]
  40:	ldr	x0, [sp, #16]
  44:	str	x8, [sp, #8]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  4c:	ldr	x8, [sp, #8]
  50:	cmp	x8, x0
  54:	b.ne	68 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x68>  // b.any
  58:	ldr	x0, [sp, #16]
  5c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  60:	str	x0, [sp]
  64:	b	74 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x74>
  68:	ldur	x8, [x29, #-16]
  6c:	add	x8, x8, #0x8
  70:	str	x8, [sp]
  74:	ldr	x8, [sp]
  78:	str	x8, [sp, #32]
  7c:	ldr	x1, [sp, #32]
  80:	ldur	x2, [x29, #-24]
  84:	ldur	x3, [x29, #-32]
  88:	ldurb	w9, [x29, #-33]
  8c:	ldr	x0, [sp, #24]
  90:	and	w4, w9, #0x1
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  98:	b	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0xb8>
  9c:	ldur	x1, [x29, #-16]
  a0:	ldur	x2, [x29, #-24]
  a4:	ldur	x3, [x29, #-32]
  a8:	ldurb	w8, [x29, #-33]
  ac:	ldr	x0, [sp, #24]
  b0:	and	w4, w8, #0x1
  b4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x8                   	// #8
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x9, [x29, #-8]
  14:	mov	x0, x9
  18:	stur	x8, [x29, #-16]
  1c:	str	x9, [sp, #24]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv>
  34:	ldur	x8, [x29, #-16]
  38:	ldr	x9, [sp, #24]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x9
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	mov	x3, x9
  50:	mov	w10, #0x1                   	// #1
  54:	and	w4, w10, #0x1
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	ldur	x8, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  28:	stur	x0, [x29, #-40]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  34:	stur	w0, [x29, #-44]
  38:	ldur	w9, [x29, #-44]
  3c:	cbnz	w9, 5c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x5c>
  40:	ldur	x8, [x29, #-32]
  44:	mov	x9, xzr
  48:	str	x9, [x8]
  4c:	mov	w10, wzr
  50:	and	w10, w10, #0x1
  54:	sturb	w10, [x29, #-1]
  58:	b	218 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x218>
  5c:	mov	x8, xzr
  60:	stur	x8, [x29, #-56]
  64:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  68:	str	x0, [sp, #64]
  6c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  70:	str	x0, [sp, #56]
  74:	ldur	x8, [x29, #-24]
  78:	ldr	x0, [x8]
  7c:	ldr	x1, [sp, #64]
  80:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  84:	mov	w9, #0x0                   	// #0
  88:	str	w9, [sp, #28]
  8c:	tbnz	w0, #0, b4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xb4>
  90:	ldur	x8, [x29, #-24]
  94:	ldr	x0, [x8]
  98:	ldr	x1, [sp, #56]
  9c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  a0:	mov	w9, #0x0                   	// #0
  a4:	str	w9, [sp, #28]
  a8:	tbnz	w0, #0, b4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xb4>
  ac:	mov	w8, #0x1                   	// #1
  b0:	str	w8, [sp, #28]
  b4:	ldr	w8, [sp, #28]
  b8:	tbnz	w8, #0, c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xc0>
  bc:	b	c4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xc4>
  c0:	b	e4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xe4>
  c4:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  c8:	add	x0, x0, #0x0
  cc:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  d0:	add	x1, x1, #0x0
  d4:	mov	w2, #0x252                 	// #594
  d8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  dc:	add	x3, x3, #0x0
  e0:	bl	0 <__assert_fail>
  e4:	ldur	x0, [x29, #-24]
  e8:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  ec:	ldur	w8, [x29, #-44]
  f0:	mov	w9, #0x1                   	// #1
  f4:	subs	w8, w8, #0x1
  f8:	and	w8, w0, w8
  fc:	str	w8, [sp, #52]
 100:	str	w9, [sp, #48]
 104:	ldur	x8, [x29, #-40]
 108:	ldr	w9, [sp, #52]
 10c:	mov	w10, w9
 110:	mov	x11, #0x8                   	// #8
 114:	mul	x10, x11, x10
 118:	add	x8, x8, x10
 11c:	str	x8, [sp, #40]
 120:	ldur	x8, [x29, #-24]
 124:	ldr	x0, [x8]
 128:	ldr	x8, [sp, #40]
 12c:	str	x0, [sp, #16]
 130:	mov	x0, x8
 134:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 138:	ldr	x1, [x0]
 13c:	ldr	x0, [sp, #16]
 140:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 144:	tbnz	w0, #0, 14c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x14c>
 148:	b	168 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x168>
 14c:	ldr	x8, [sp, #40]
 150:	ldur	x9, [x29, #-32]
 154:	str	x8, [x9]
 158:	mov	w10, #0x1                   	// #1
 15c:	and	w10, w10, #0x1
 160:	sturb	w10, [x29, #-1]
 164:	b	218 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x218>
 168:	ldr	x0, [sp, #40]
 16c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 170:	ldr	x0, [x0]
 174:	ldr	x1, [sp, #64]
 178:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 17c:	tbnz	w0, #0, 184 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x184>
 180:	b	1bc <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1bc>
 184:	ldur	x8, [x29, #-56]
 188:	cbz	x8, 198 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x198>
 18c:	ldur	x8, [x29, #-56]
 190:	str	x8, [sp, #8]
 194:	b	1a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1a0>
 198:	ldr	x8, [sp, #40]
 19c:	str	x8, [sp, #8]
 1a0:	ldr	x8, [sp, #8]
 1a4:	ldur	x9, [x29, #-32]
 1a8:	str	x8, [x9]
 1ac:	mov	w10, wzr
 1b0:	and	w10, w10, #0x1
 1b4:	sturb	w10, [x29, #-1]
 1b8:	b	218 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x218>
 1bc:	ldr	x0, [sp, #40]
 1c0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 1c4:	ldr	x0, [x0]
 1c8:	ldr	x1, [sp, #56]
 1cc:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 1d0:	tbnz	w0, #0, 1d8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1d8>
 1d4:	b	1e8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1e8>
 1d8:	ldur	x8, [x29, #-56]
 1dc:	cbnz	x8, 1e8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1e8>
 1e0:	ldr	x8, [sp, #40]
 1e4:	stur	x8, [x29, #-56]
 1e8:	ldr	w8, [sp, #48]
 1ec:	add	w9, w8, #0x1
 1f0:	str	w9, [sp, #48]
 1f4:	ldr	w9, [sp, #52]
 1f8:	add	w8, w9, w8
 1fc:	str	w8, [sp, #52]
 200:	ldur	w8, [x29, #-44]
 204:	subs	w8, w8, #0x1
 208:	ldr	w9, [sp, #52]
 20c:	and	w8, w9, w8
 210:	str	w8, [sp, #52]
 214:	b	104 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x104>
 218:	ldurb	w8, [x29, #-1]
 21c:	and	w0, w8, #0x1
 220:	ldp	x29, x30, [sp, #128]
 224:	add	sp, sp, #0x90
 228:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_:

0000000000000000 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-24]
  18:	str	x8, [sp, #32]
  1c:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  20:	ldr	x8, [sp, #32]
  24:	cmp	x8, x0
  28:	b.eq	44 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x44>  // b.none
  2c:	ldur	x8, [x29, #-24]
  30:	str	x8, [sp, #24]
  34:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  38:	ldr	x8, [sp, #24]
  3c:	cmp	x8, x0
  40:	b.ne	60 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x60>  // b.any
  44:	ldur	x8, [x29, #-24]
  48:	ldur	x9, [x29, #-16]
  4c:	cmp	x8, x9
  50:	cset	w10, eq  // eq = none
  54:	and	w10, w10, #0x1
  58:	sturb	w10, [x29, #-1]
  5c:	b	158 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x158>
  60:	ldur	x8, [x29, #-16]
  64:	ldr	w9, [x8]
  68:	ldur	x8, [x29, #-24]
  6c:	ldr	w10, [x8]
  70:	mov	w11, #0x0                   	// #0
  74:	cmp	w9, w10
  78:	str	w11, [sp, #20]
  7c:	b.ne	14c <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x14c>  // b.any
  80:	ldur	x8, [x29, #-16]
  84:	ldr	w9, [x8, #4]
  88:	ldur	x8, [x29, #-24]
  8c:	ldr	w10, [x8, #4]
  90:	mov	w11, #0x0                   	// #0
  94:	cmp	w9, w10
  98:	str	w11, [sp, #20]
  9c:	b.ne	14c <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x14c>  // b.any
  a0:	ldur	x8, [x29, #-16]
  a4:	ldr	w9, [x8, #8]
  a8:	ldur	x8, [x29, #-24]
  ac:	ldr	w10, [x8, #8]
  b0:	mov	w11, #0x0                   	// #0
  b4:	cmp	w9, w10
  b8:	str	w11, [sp, #20]
  bc:	b.ne	14c <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x14c>  // b.any
  c0:	ldur	x8, [x29, #-16]
  c4:	add	x0, x8, #0x10
  c8:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  cc:	ldur	x8, [x29, #-24]
  d0:	add	x8, x8, #0x10
  d4:	str	x0, [sp, #8]
  d8:	mov	x0, x8
  dc:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  e0:	mov	w9, #0x0                   	// #0
  e4:	ldr	x8, [sp, #8]
  e8:	cmp	x8, x0
  ec:	str	w9, [sp, #20]
  f0:	b.ne	14c <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x14c>  // b.any
  f4:	ldur	x8, [x29, #-16]
  f8:	add	x0, x8, #0x20
  fc:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
 100:	ldur	x8, [x29, #-24]
 104:	add	x8, x8, #0x20
 108:	str	x0, [sp]
 10c:	mov	x0, x8
 110:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
 114:	mov	w9, #0x0                   	// #0
 118:	ldr	x8, [sp]
 11c:	cmp	x8, x0
 120:	str	w9, [sp, #20]
 124:	b.ne	14c <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x14c>  // b.any
 128:	ldur	x8, [x29, #-16]
 12c:	ldr	x8, [x8, #48]
 130:	ldr	w9, [x8]
 134:	ldur	x8, [x29, #-24]
 138:	ldr	x8, [x8, #48]
 13c:	ldr	w10, [x8]
 140:	cmp	w9, w10
 144:	cset	w9, eq  // eq = none
 148:	str	w9, [sp, #20]
 14c:	ldr	w8, [sp, #20]
 150:	and	w8, w8, #0x1
 154:	sturb	w8, [x29, #-1]
 158:	ldurb	w8, [x29, #-1]
 15c:	and	w0, w8, #0x1
 160:	ldp	x29, x30, [sp, #64]
 164:	add	sp, sp, #0x50
 168:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueIPKS2_EEjRKT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueIPKS2_EEjRKT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueIPKS2_EEjRKT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseSetPairIPNS_11DeclContextEE8getFirstEv:

0000000000000000 <_ZNK4llvm6detail12DenseSetPairIPNS_11DeclContextEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_11DeclContextEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_11DeclContextEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_11DeclContextEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_11DeclContextEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffffe    	// #-2
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm11DeclMapInfo12getHashValueEPKNS_11DeclContextE:

0000000000000000 <_ZN4llvm11DeclMapInfo12getHashValueEPKNS_11DeclContextE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm20shouldReverseIterateIPNS_11DeclContextEEEbv:

0000000000000000 <_ZN4llvm20shouldReverseIterateIPNS_11DeclContextEEEbv>:
   0:	mov	w8, wzr
   4:	and	w0, w8, #0x1
   8:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	and	w8, w4, #0x1
  20:	strb	w8, [sp, #31]
  24:	ldur	x9, [x29, #-8]
  28:	ldr	x1, [sp, #32]
  2c:	mov	x0, x9
  30:	str	x9, [sp, #16]
  34:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  38:	ldur	x9, [x29, #-16]
  3c:	ldr	x10, [sp, #16]
  40:	str	x9, [x10, #16]
  44:	ldur	x9, [x29, #-24]
  48:	str	x9, [x10, #24]
  4c:	mov	x0, x10
  50:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  54:	mov	w8, #0x0                   	// #0
  58:	str	w8, [sp, #12]
  5c:	tbnz	w0, #0, 64 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x64>
  60:	b	6c <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x6c>
  64:	mov	w8, #0x1                   	// #1
  68:	str	w8, [sp, #12]
  6c:	ldr	w8, [sp, #12]
  70:	tbnz	w8, #0, 78 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x78>
  74:	b	7c <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x7c>
  78:	b	9c <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x9c>
  7c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  80:	add	x0, x0, #0x0
  84:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  88:	add	x1, x1, #0x0
  8c:	mov	w2, #0x49f                 	// #1183
  90:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  94:	add	x3, x3, #0x0
  98:	bl	0 <__assert_fail>
  9c:	ldrb	w8, [sp, #31]
  a0:	tbnz	w8, #0, a8 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xa8>
  a4:	b	ac <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xac>
  a8:	b	cc <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xcc>
  ac:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  b0:	tbnz	w0, #0, b8 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xb8>
  b4:	b	c4 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xc4>
  b8:	ldr	x0, [sp, #16]
  bc:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  c0:	b	cc <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xcc>
  c4:	ldr	x0, [sp, #16]
  c8:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  cc:	ldp	x29, x30, [sp, #64]
  d0:	add	sp, sp, #0x50
  d4:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_:

0000000000000000 <_ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	ldr	x9, [sp]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x9, [x9]
  14:	ldr	x8, [x8, #8]
  18:	cmp	x9, x8
  1c:	cset	w10, eq  // eq = none
  20:	and	w0, w10, #0x1
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #16]
  18:	ldr	x10, [x8, #24]
  1c:	cmp	x9, x10
  20:	str	x8, [sp, #16]
  24:	b.cc	2c <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0x2c>  // b.lo, b.ul, b.last
  28:	b	4c <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x4ea                 	// #1258
  40:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  50:	stur	x0, [x29, #-16]
  54:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  58:	str	x0, [sp, #24]
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [x8, #16]
  64:	ldr	x10, [x8, #24]
  68:	mov	w11, #0x0                   	// #0
  6c:	cmp	x9, x10
  70:	str	w11, [sp, #12]
  74:	b.eq	d0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0xd0>  // b.none
  78:	ldr	x8, [sp, #16]
  7c:	ldr	x9, [x8, #16]
  80:	mov	x10, #0xfffffffffffffff8    	// #-8
  84:	add	x0, x9, x10
  88:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  8c:	ldr	x0, [x0]
  90:	ldur	x1, [x29, #-16]
  94:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  98:	mov	w11, #0x1                   	// #1
  9c:	str	w11, [sp, #8]
  a0:	tbnz	w0, #0, c8 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0xc8>
  a4:	ldr	x8, [sp, #16]
  a8:	ldr	x9, [x8, #16]
  ac:	mov	x10, #0xfffffffffffffff8    	// #-8
  b0:	add	x0, x9, x10
  b4:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  b8:	ldr	x0, [x0]
  bc:	ldr	x1, [sp, #24]
  c0:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  c4:	str	w0, [sp, #8]
  c8:	ldr	w8, [sp, #8]
  cc:	str	w8, [sp, #12]
  d0:	ldr	w8, [sp, #12]
  d4:	tbnz	w8, #0, dc <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0xdc>
  d8:	b	f4 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0xf4>
  dc:	ldr	x8, [sp, #16]
  e0:	ldr	x9, [x8, #16]
  e4:	mov	x10, #0xfffffffffffffff8    	// #-8
  e8:	add	x9, x9, x10
  ec:	str	x9, [x8, #16]
  f0:	b	5c <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0x5c>
  f4:	ldp	x29, x30, [sp, #48]
  f8:	add	sp, sp, #0x40
  fc:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #16]
  18:	ldr	x10, [x8, #24]
  1c:	cmp	x9, x10
  20:	str	x8, [sp, #16]
  24:	b.hi	2c <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0x2c>  // b.pmore
  28:	b	4c <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x4e0                 	// #1248
  40:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  50:	stur	x0, [x29, #-16]
  54:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  58:	str	x0, [sp, #24]
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [x8, #16]
  64:	ldr	x10, [x8, #24]
  68:	mov	w11, #0x0                   	// #0
  6c:	cmp	x9, x10
  70:	str	w11, [sp, #12]
  74:	b.eq	c0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0xc0>  // b.none
  78:	ldr	x8, [sp, #16]
  7c:	ldr	x0, [x8, #16]
  80:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  84:	ldr	x0, [x0]
  88:	ldur	x1, [x29, #-16]
  8c:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  90:	mov	w9, #0x1                   	// #1
  94:	str	w9, [sp, #8]
  98:	tbnz	w0, #0, b8 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0xb8>
  9c:	ldr	x8, [sp, #16]
  a0:	ldr	x0, [x8, #16]
  a4:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  a8:	ldr	x0, [x0]
  ac:	ldr	x1, [sp, #24]
  b0:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  b4:	str	w0, [sp, #8]
  b8:	ldr	w8, [sp, #8]
  bc:	str	w8, [sp, #12]
  c0:	ldr	w8, [sp, #12]
  c4:	tbnz	w8, #0, cc <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0xcc>
  c8:	b	e0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0xe0>
  cc:	ldr	x8, [sp, #16]
  d0:	ldr	x9, [x8, #16]
  d4:	add	x9, x9, #0x8
  d8:	str	x9, [x8, #16]
  dc:	b	5c <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0x5c>
  e0:	ldp	x29, x30, [sp, #48]
  e4:	add	sp, sp, #0x40
  e8:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetPairIPNS_11DeclContextEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseSetPairIPNS_11DeclContextEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb1EEC2ILb0EvEERKNS0_IS2_S4_S5_S7_XT_EEE:

0000000000000000 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb1EEC2ILb0EvEERKNS0_IS2_S4_S5_S7_XT_EEE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	q0, [x9]
  18:	str	q0, [x8]
  1c:	ldr	x9, [sp]
  20:	ldr	x9, [x9, #16]
  24:	str	x9, [x8, #16]
  28:	ldr	x9, [sp]
  2c:	ldr	x9, [x9, #24]
  30:	str	x9, [x8, #24]
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  18:	add	x9, x9, #0x0
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	ldur	x10, [x29, #-8]
  28:	ldr	x11, [x10, #16]
  2c:	stur	x8, [x29, #-24]
  30:	str	x9, [sp, #32]
  34:	str	x10, [sp, #24]
  38:	cbz	x11, 54 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x54>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  44:	mov	w8, #0x0                   	// #0
  48:	str	w8, [sp, #20]
  4c:	tbnz	w0, #0, 54 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x54>
  50:	b	5c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #20]
  5c:	ldr	w8, [sp, #20]
  60:	tbnz	w8, #0, 68 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x68>
  64:	b	6c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x6c>
  68:	b	84 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x84>
  6c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  70:	add	x0, x0, #0x0
  74:	ldur	x1, [x29, #-24]
  78:	mov	w2, #0x4c0                 	// #1216
  7c:	ldr	x3, [sp, #32]
  80:	bl	0 <__assert_fail>
  84:	ldur	x8, [x29, #-16]
  88:	ldr	x8, [x8, #16]
  8c:	cbz	x8, a8 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0xa8>
  90:	ldur	x0, [x29, #-16]
  94:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  98:	mov	w8, #0x0                   	// #0
  9c:	str	w8, [sp, #16]
  a0:	tbnz	w0, #0, a8 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0xa8>
  a4:	b	b0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0xb0>
  a8:	mov	w8, #0x1                   	// #1
  ac:	str	w8, [sp, #16]
  b0:	ldr	w8, [sp, #16]
  b4:	tbnz	w8, #0, bc <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0xbc>
  b8:	b	c0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0xc0>
  bc:	b	d8 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0xd8>
  c0:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  c4:	add	x0, x0, #0x0
  c8:	ldur	x1, [x29, #-24]
  cc:	mov	w2, #0x4c1                 	// #1217
  d0:	ldr	x3, [sp, #32]
  d4:	bl	0 <__assert_fail>
  d8:	ldr	x0, [sp, #24]
  dc:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  e0:	ldur	x8, [x29, #-16]
  e4:	str	x0, [sp, #8]
  e8:	mov	x0, x8
  ec:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  f0:	mov	w9, #0x0                   	// #0
  f4:	ldr	x8, [sp, #8]
  f8:	cmp	x8, x0
  fc:	str	w9, [sp, #4]
 100:	b.ne	10c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x10c>  // b.any
 104:	mov	w8, #0x1                   	// #1
 108:	str	w8, [sp, #4]
 10c:	ldr	w8, [sp, #4]
 110:	tbnz	w8, #0, 118 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x118>
 114:	b	11c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x11c>
 118:	b	134 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x134>
 11c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
 120:	add	x0, x0, #0x0
 124:	ldur	x1, [x29, #-24]
 128:	mov	w2, #0x4c3                 	// #1219
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <__assert_fail>
 134:	ldr	x8, [sp, #24]
 138:	ldr	x9, [x8, #16]
 13c:	ldur	x10, [x29, #-16]
 140:	ldr	x10, [x10, #16]
 144:	cmp	x9, x10
 148:	cset	w11, eq  // eq = none
 14c:	and	w0, w11, #0x1
 150:	ldp	x29, x30, [sp, #64]
 154:	add	sp, sp, #0x50
 158:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase15getEpochAddressEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase15getEpochAddressEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	sub	x9, x29, #0x20
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x10, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	mov	x0, x10
  28:	mov	x2, x9
  2c:	str	x8, [sp, #88]
  30:	str	x10, [sp, #80]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  38:	tbnz	w0, #0, 40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_+0x40>
  3c:	b	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_+0x98>
  40:	ldur	x1, [x29, #-32]
  44:	ldr	x0, [sp, #80]
  48:	str	x1, [sp, #72]
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  50:	sub	x8, x29, #0x40
  54:	str	x8, [sp, #64]
  58:	ldr	x9, [sp, #80]
  5c:	str	x0, [sp, #56]
  60:	mov	x0, x9
  64:	ldr	x1, [sp, #72]
  68:	ldr	x2, [sp, #56]
  6c:	mov	x3, x9
  70:	mov	w10, #0x1                   	// #1
  74:	and	w4, w10, #0x1
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  7c:	sub	x1, x29, #0x41
  80:	mov	w10, #0x0                   	// #0
  84:	sturb	w10, [x29, #-65]
  88:	ldr	x8, [sp, #88]
  8c:	ldr	x0, [sp, #64]
  90:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  94:	b	124 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_+0x124>
  98:	ldur	x1, [x29, #-32]
  9c:	ldur	x2, [x29, #-16]
  a0:	ldur	x0, [x29, #-24]
  a4:	str	x1, [sp, #48]
  a8:	str	x2, [sp, #40]
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  b0:	ldr	x8, [sp, #80]
  b4:	str	x0, [sp, #32]
  b8:	mov	x0, x8
  bc:	ldr	x1, [sp, #48]
  c0:	ldr	x2, [sp, #40]
  c4:	ldr	x3, [sp, #32]
  c8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  cc:	stur	x0, [x29, #-32]
  d0:	ldur	x1, [x29, #-32]
  d4:	ldr	x0, [sp, #80]
  d8:	str	x1, [sp, #24]
  dc:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  e0:	add	x8, sp, #0x68
  e4:	str	x8, [sp, #16]
  e8:	ldr	x9, [sp, #80]
  ec:	str	x0, [sp, #8]
  f0:	mov	x0, x9
  f4:	ldr	x1, [sp, #24]
  f8:	ldr	x2, [sp, #8]
  fc:	mov	x3, x9
 100:	mov	w10, #0x1                   	// #1
 104:	and	w4, w10, #0x1
 108:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
 10c:	add	x1, sp, #0x67
 110:	mov	w10, #0x1                   	// #1
 114:	strb	w10, [sp, #103]
 118:	ldr	x8, [sp, #88]
 11c:	ldr	x0, [sp, #16]
 120:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
 124:	ldp	x29, x30, [sp, #208]
 128:	add	sp, sp, #0xe0
 12c:	ret

Disassembly of section .text._ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC2INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E:

0000000000000000 <_ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC2INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC2INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC2INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E>
  38:	ldr	x8, [sp, #16]
  3c:	add	x0, x8, #0x20
  40:	bl	0 <_ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC2INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E>
  44:	ldrb	w9, [x0]
  48:	and	w9, w9, #0x1
  4c:	ldr	x8, [sp, #8]
  50:	strb	w9, [x8, #32]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPS8_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPS8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	mov	x2, x8
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPS8_>
  2c:	mov	w9, #0x1                   	// #1
  30:	and	w9, w0, w9
  34:	strb	w9, [sp, #15]
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x10, [sp, #24]
  40:	str	x8, [x10]
  44:	ldrb	w9, [sp, #15]
  48:	and	w0, w9, #0x1
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_:

0000000000000000 <_ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #24]
  1c:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_>
  30:	ldr	x1, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #24]
  24:	ldr	x2, [sp, #24]
  28:	ldur	x3, [x29, #-16]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  30:	stur	x0, [x29, #-16]
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  3c:	ldr	x8, [x0]
  40:	ldur	x0, [x29, #-16]
  44:	str	x8, [sp, #8]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  4c:	ldr	x8, [sp, #8]
  50:	str	x8, [x0]
  54:	ldur	x0, [x29, #-16]
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  5c:	ldr	x8, [sp, #16]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  68:	ldur	x8, [x29, #-16]
  6c:	mov	x0, x8
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm6detail13DenseSetEmptyEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm6detail13DenseSetEmptyEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	ldur	x8, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  28:	stur	x0, [x29, #-40]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  34:	stur	w0, [x29, #-44]
  38:	ldur	w9, [x29, #-44]
  3c:	cbnz	w9, 5c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x5c>
  40:	ldur	x8, [x29, #-32]
  44:	mov	x9, xzr
  48:	str	x9, [x8]
  4c:	mov	w10, wzr
  50:	and	w10, w10, #0x1
  54:	sturb	w10, [x29, #-1]
  58:	b	218 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x218>
  5c:	mov	x8, xzr
  60:	stur	x8, [x29, #-56]
  64:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  68:	str	x0, [sp, #64]
  6c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  70:	str	x0, [sp, #56]
  74:	ldur	x8, [x29, #-24]
  78:	ldr	x0, [x8]
  7c:	ldr	x1, [sp, #64]
  80:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  84:	mov	w9, #0x0                   	// #0
  88:	str	w9, [sp, #28]
  8c:	tbnz	w0, #0, b4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xb4>
  90:	ldur	x8, [x29, #-24]
  94:	ldr	x0, [x8]
  98:	ldr	x1, [sp, #56]
  9c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  a0:	mov	w9, #0x0                   	// #0
  a4:	str	w9, [sp, #28]
  a8:	tbnz	w0, #0, b4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xb4>
  ac:	mov	w8, #0x1                   	// #1
  b0:	str	w8, [sp, #28]
  b4:	ldr	w8, [sp, #28]
  b8:	tbnz	w8, #0, c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xc0>
  bc:	b	c4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xc4>
  c0:	b	e4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xe4>
  c4:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  c8:	add	x0, x0, #0x0
  cc:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  d0:	add	x1, x1, #0x0
  d4:	mov	w2, #0x252                 	// #594
  d8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  dc:	add	x3, x3, #0x0
  e0:	bl	0 <__assert_fail>
  e4:	ldur	x0, [x29, #-24]
  e8:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  ec:	ldur	w8, [x29, #-44]
  f0:	mov	w9, #0x1                   	// #1
  f4:	subs	w8, w8, #0x1
  f8:	and	w8, w0, w8
  fc:	str	w8, [sp, #52]
 100:	str	w9, [sp, #48]
 104:	ldur	x8, [x29, #-40]
 108:	ldr	w9, [sp, #52]
 10c:	mov	w10, w9
 110:	mov	x11, #0x8                   	// #8
 114:	mul	x10, x11, x10
 118:	add	x8, x8, x10
 11c:	str	x8, [sp, #40]
 120:	ldur	x8, [x29, #-24]
 124:	ldr	x0, [x8]
 128:	ldr	x8, [sp, #40]
 12c:	str	x0, [sp, #16]
 130:	mov	x0, x8
 134:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 138:	ldr	x1, [x0]
 13c:	ldr	x0, [sp, #16]
 140:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 144:	tbnz	w0, #0, 14c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x14c>
 148:	b	168 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x168>
 14c:	ldr	x8, [sp, #40]
 150:	ldur	x9, [x29, #-32]
 154:	str	x8, [x9]
 158:	mov	w10, #0x1                   	// #1
 15c:	and	w10, w10, #0x1
 160:	sturb	w10, [x29, #-1]
 164:	b	218 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x218>
 168:	ldr	x0, [sp, #40]
 16c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 170:	ldr	x0, [x0]
 174:	ldr	x1, [sp, #64]
 178:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 17c:	tbnz	w0, #0, 184 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x184>
 180:	b	1bc <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1bc>
 184:	ldur	x8, [x29, #-56]
 188:	cbz	x8, 198 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x198>
 18c:	ldur	x8, [x29, #-56]
 190:	str	x8, [sp, #8]
 194:	b	1a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1a0>
 198:	ldr	x8, [sp, #40]
 19c:	str	x8, [sp, #8]
 1a0:	ldr	x8, [sp, #8]
 1a4:	ldur	x9, [x29, #-32]
 1a8:	str	x8, [x9]
 1ac:	mov	w10, wzr
 1b0:	and	w10, w10, #0x1
 1b4:	sturb	w10, [x29, #-1]
 1b8:	b	218 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x218>
 1bc:	ldr	x0, [sp, #40]
 1c0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 1c4:	ldr	x0, [x0]
 1c8:	ldr	x1, [sp, #56]
 1cc:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 1d0:	tbnz	w0, #0, 1d8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1d8>
 1d4:	b	1e8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1e8>
 1d8:	ldur	x8, [x29, #-56]
 1dc:	cbnz	x8, 1e8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1e8>
 1e0:	ldr	x8, [sp, #40]
 1e4:	stur	x8, [x29, #-56]
 1e8:	ldr	w8, [sp, #48]
 1ec:	add	w9, w8, #0x1
 1f0:	str	w9, [sp, #48]
 1f4:	ldr	w9, [sp, #52]
 1f8:	add	w8, w9, w8
 1fc:	str	w8, [sp, #52]
 200:	ldur	w8, [x29, #-44]
 204:	subs	w8, w8, #0x1
 208:	ldr	w9, [sp, #52]
 20c:	and	w8, w9, w8
 210:	str	w8, [sp, #52]
 214:	b	104 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x104>
 218:	ldurb	w8, [x29, #-1]
 21c:	and	w0, w8, #0x1
 220:	ldp	x29, x30, [sp, #128]
 224:	add	sp, sp, #0x90
 228:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueERKS3_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueERKS3_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt7forwardIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEEOT_RNSt16remove_referenceISA_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEEOT_RNSt16remove_referenceISA_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbEC2IS9_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbEC2IS9_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbEC2IS9_bLb1EEEOT_OT0_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldr	q0, [x0, #16]
  38:	str	q0, [x8, #16]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbEC2IS9_bLb1EEEOT_OT0_>
  44:	ldrb	w9, [x0]
  48:	and	w9, w9, #0x1
  4c:	ldr	x8, [sp]
  50:	strb	w9, [x8, #32]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	w8, #0x4                   	// #4
  10:	mov	w9, #0x3                   	// #3
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	stur	x3, [x29, #-32]
  24:	ldur	x10, [x29, #-8]
  28:	mov	x0, x10
  2c:	str	w8, [sp, #28]
  30:	str	w9, [sp, #24]
  34:	str	x10, [sp, #16]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  44:	add	w8, w0, #0x1
  48:	stur	w8, [x29, #-36]
  4c:	ldr	x0, [sp, #16]
  50:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  54:	str	w0, [sp, #40]
  58:	ldur	w8, [x29, #-36]
  5c:	ldr	w9, [sp, #28]
  60:	mul	w8, w8, w9
  64:	ldr	w11, [sp, #40]
  68:	ldr	w12, [sp, #24]
  6c:	mul	w11, w11, w12
  70:	cmp	w8, w11
  74:	b.cc	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0xb0>  // b.lo, b.ul, b.last
  78:	ldr	w8, [sp, #40]
  7c:	mov	w9, #0x2                   	// #2
  80:	mul	w1, w8, w9
  84:	ldr	x0, [sp, #16]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  8c:	ldur	x1, [x29, #-24]
  90:	ldr	x0, [sp, #16]
  94:	sub	x2, x29, #0x20
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  9c:	ldr	x10, [sp, #16]
  a0:	mov	x0, x10
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  a8:	str	w0, [sp, #40]
  ac:	b	108 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x108>
  b0:	ldr	w8, [sp, #40]
  b4:	ldur	w9, [x29, #-36]
  b8:	ldr	x0, [sp, #16]
  bc:	str	w8, [sp, #12]
  c0:	str	w9, [sp, #8]
  c4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  c8:	ldr	w8, [sp, #8]
  cc:	add	w9, w8, w0
  d0:	ldr	w10, [sp, #12]
  d4:	subs	w9, w10, w9
  d8:	ldr	w11, [sp, #40]
  dc:	mov	w12, #0x8                   	// #8
  e0:	udiv	w11, w11, w12
  e4:	cmp	w9, w11
  e8:	b.hi	108 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x108>  // b.pmore
  ec:	ldr	w1, [sp, #40]
  f0:	ldr	x0, [sp, #16]
  f4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  f8:	ldur	x1, [x29, #-24]
  fc:	ldr	x0, [sp, #16]
 100:	sub	x2, x29, #0x20
 104:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 108:	ldur	x8, [x29, #-32]
 10c:	cbz	x8, 114 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x114>
 110:	b	134 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x134>
 114:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 118:	add	x0, x0, #0x0
 11c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 120:	add	x1, x1, #0x0
 124:	mov	w2, #0x22f                 	// #559
 128:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 12c:	add	x3, x3, #0x0
 130:	bl	0 <__assert_fail>
 134:	ldr	x0, [sp, #16]
 138:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 13c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 140:	str	x0, [sp, #32]
 144:	ldur	x0, [x29, #-32]
 148:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 14c:	ldr	x0, [x0]
 150:	ldr	x1, [sp, #32]
 154:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 158:	tbnz	w0, #0, 164 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x164>
 15c:	ldr	x0, [sp, #16]
 160:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 164:	ldur	x0, [x29, #-32]
 168:	ldp	x29, x30, [sp, #80]
 16c:	add	sp, sp, #0x60
 170:	ret

Disassembly of section .text._ZSt7forwardIRKPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRKPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetPairIPNS_11DeclContextEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseSetPairIPNS_11DeclContextEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumEntriesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumEntriesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumEntriesEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4growEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4growEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4growEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16getNumTombstonesEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E19incrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E19incrementNumEntriesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E19incrementNumEntriesEv>
  20:	add	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E19incrementNumEntriesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E22decrementNumTombstonesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E22decrementNumTombstonesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E22decrementNumTombstonesEv>
  20:	subs	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E22decrementNumTombstonesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13getNumEntriesEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13getNumEntriesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x40                  	// #64
  10:	sub	x9, x29, #0x1c
  14:	add	x10, sp, #0x20
  18:	stur	x0, [x29, #-8]
  1c:	stur	w1, [x29, #-12]
  20:	ldur	x11, [x29, #-8]
  24:	ldr	w12, [x11, #24]
  28:	stur	w12, [x29, #-16]
  2c:	ldr	x13, [x11, #8]
  30:	stur	x13, [x29, #-24]
  34:	stur	w8, [x29, #-28]
  38:	ldur	w8, [x29, #-12]
  3c:	subs	w8, w8, #0x1
  40:	mov	w13, w8
  44:	ubfx	x0, x13, #0, #32
  48:	str	x9, [sp, #24]
  4c:	str	x10, [sp, #16]
  50:	str	x11, [sp, #8]
  54:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  58:	str	w0, [sp, #32]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x1, [sp, #16]
  64:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  68:	ldr	w1, [x0]
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  74:	ldr	x9, [sp, #8]
  78:	ldr	x10, [x9, #8]
  7c:	cbz	x10, 84 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0x84>
  80:	b	a4 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0xa4>
  84:	adrp	x0, 0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  88:	add	x0, x0, #0x0
  8c:	adrp	x1, 0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  90:	add	x1, x1, #0x0
  94:	mov	w2, #0x309                 	// #777
  98:	adrp	x3, 0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  9c:	add	x3, x3, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	ldur	x8, [x29, #-24]
  a8:	cbnz	x8, b8 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0xb8>
  ac:	ldr	x0, [sp, #8]
  b0:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  b4:	b	f8 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0xf8>
  b8:	ldur	x1, [x29, #-24]
  bc:	ldur	x8, [x29, #-24]
  c0:	ldur	w9, [x29, #-16]
  c4:	mov	w10, w9
  c8:	mov	x11, #0x8                   	// #8
  cc:	mul	x10, x11, x10
  d0:	add	x2, x8, x10
  d4:	ldr	x0, [sp, #8]
  d8:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  dc:	ldur	x0, [x29, #-24]
  e0:	ldur	w9, [x29, #-16]
  e4:	mov	w8, w9
  e8:	mov	x10, #0x8                   	// #8
  ec:	mul	x1, x10, x8
  f0:	mov	x2, x10
  f4:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  f8:	ldp	x29, x30, [sp, #64]
  fc:	add	sp, sp, #0x50
 100:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	w1, [sp, #12]
  14:	ldr	x8, [sp, #16]
  18:	ldr	w9, [sp, #12]
  1c:	str	w9, [x8, #24]
  20:	ldr	w9, [x8, #24]
  24:	str	x8, [sp]
  28:	cbnz	w9, 48 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj+0x48>
  2c:	mov	x8, xzr
  30:	ldr	x9, [sp]
  34:	str	x8, [x9, #8]
  38:	mov	w10, wzr
  3c:	and	w10, w10, #0x1
  40:	sturb	w10, [x29, #-1]
  44:	b	78 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj+0x78>
  48:	ldr	x8, [sp]
  4c:	ldr	w9, [x8, #24]
  50:	mov	w10, w9
  54:	mov	x11, #0x8                   	// #8
  58:	mul	x0, x11, x10
  5c:	mov	x1, x11
  60:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj>
  64:	ldr	x8, [sp]
  68:	str	x0, [x8, #8]
  6c:	mov	w9, #0x1                   	// #1
  70:	and	w9, w9, #0x1
  74:	sturb	w9, [x29, #-1]
  78:	ldurb	w8, [x29, #-1]
  7c:	and	w0, w8, #0x1
  80:	ldp	x29, x30, [sp, #32]
  84:	add	sp, sp, #0x30
  88:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp, #8]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.cs	30 <_ZSt3maxIjERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxIjERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	mov	w1, w8
  20:	str	w8, [sp, #28]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  2c:	ldr	x0, [sp, #16]
  30:	ldr	w1, [sp, #28]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  40:	ldr	x9, [sp, #16]
  44:	str	w0, [sp, #12]
  48:	mov	x0, x9
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  50:	subs	w8, w0, #0x1
  54:	ldr	w10, [sp, #12]
  58:	and	w8, w10, w8
  5c:	mov	w11, #0x0                   	// #0
  60:	str	w11, [sp, #8]
  64:	cbnz	w8, 70 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0x70>
  68:	mov	w8, #0x1                   	// #1
  6c:	str	w8, [sp, #8]
  70:	ldr	w8, [sp, #8]
  74:	tbnz	w8, #0, 7c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0x7c>
  78:	b	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0x80>
  7c:	b	a0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0xa0>
  80:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  84:	add	x0, x0, #0x0
  88:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  8c:	add	x1, x1, #0x0
  90:	mov	w2, #0x15c                 	// #348
  94:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  98:	add	x3, x3, #0x0
  9c:	bl	0 <__assert_fail>
  a0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  a4:	stur	x0, [x29, #-16]
  a8:	ldr	x0, [sp, #16]
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  b0:	stur	x0, [x29, #-24]
  b4:	ldr	x0, [sp, #16]
  b8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  bc:	str	x0, [sp, #32]
  c0:	ldur	x8, [x29, #-24]
  c4:	ldr	x9, [sp, #32]
  c8:	cmp	x8, x9
  cc:	b.eq	f0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0xf0>  // b.none
  d0:	ldur	x0, [x29, #-24]
  d4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  d8:	ldur	x8, [x29, #-16]
  dc:	str	x8, [x0]
  e0:	ldur	x8, [x29, #-24]
  e4:	add	x8, x8, #0x8
  e8:	stur	x8, [x29, #-24]
  ec:	b	c0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0xc0>
  f0:	ldp	x29, x30, [sp, #64]
  f4:	add	sp, sp, #0x50
  f8:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  2c:	stur	x0, [x29, #-32]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  34:	stur	x0, [x29, #-40]
  38:	ldur	x8, [x29, #-16]
  3c:	stur	x8, [x29, #-48]
  40:	ldur	x8, [x29, #-24]
  44:	str	x8, [sp, #56]
  48:	ldur	x8, [x29, #-48]
  4c:	ldr	x9, [sp, #56]
  50:	cmp	x8, x9
  54:	b.eq	160 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x160>  // b.none
  58:	ldur	x0, [x29, #-48]
  5c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  60:	ldr	x0, [x0]
  64:	ldur	x1, [x29, #-32]
  68:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  6c:	tbnz	w0, #0, 148 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x148>
  70:	ldur	x0, [x29, #-48]
  74:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  78:	ldr	x0, [x0]
  7c:	ldur	x1, [x29, #-40]
  80:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  84:	tbnz	w0, #0, 148 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x148>
  88:	ldur	x0, [x29, #-48]
  8c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  90:	ldr	x8, [sp, #32]
  94:	str	x0, [sp, #24]
  98:	mov	x0, x8
  9c:	ldr	x1, [sp, #24]
  a0:	add	x2, sp, #0x30
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  a8:	and	w9, w0, #0x1
  ac:	strb	w9, [sp, #47]
  b0:	ldrb	w9, [sp, #47]
  b4:	mov	w10, #0x0                   	// #0
  b8:	str	w10, [sp, #20]
  bc:	tbnz	w9, #0, c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xc8>
  c0:	mov	w8, #0x1                   	// #1
  c4:	str	w8, [sp, #20]
  c8:	ldr	w8, [sp, #20]
  cc:	tbnz	w8, #0, d4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xd4>
  d0:	b	d8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xd8>
  d4:	b	f8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xf8>
  d8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  dc:	add	x0, x0, #0x0
  e0:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  e4:	add	x1, x1, #0x0
  e8:	mov	w2, #0x17a                 	// #378
  ec:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  f0:	add	x3, x3, #0x0
  f4:	bl	0 <__assert_fail>
  f8:	ldur	x0, [x29, #-48]
  fc:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 100:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 104:	ldr	x8, [x0]
 108:	ldr	x0, [sp, #48]
 10c:	str	x8, [sp, #8]
 110:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 114:	ldr	x8, [sp, #8]
 118:	str	x8, [x0]
 11c:	ldr	x0, [sp, #48]
 120:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 124:	ldur	x8, [x29, #-48]
 128:	mov	x0, x8
 12c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 130:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 134:	ldr	x8, [sp, #32]
 138:	mov	x0, x8
 13c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 140:	ldur	x0, [x29, #-48]
 144:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 148:	ldur	x0, [x29, #-48]
 14c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 150:	ldur	x8, [x29, #-48]
 154:	add	x8, x8, #0x8
 158:	stur	x8, [x29, #-48]
 15c:	b	48 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x48>
 160:	ldp	x29, x30, [sp, #112]
 164:	add	sp, sp, #0x80
 168:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm15allocate_bufferEmm:

0000000000000000 <_ZN4llvm15allocate_bufferEmm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_Znwm>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13setNumEntriesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13setNumEntriesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16setNumTombstonesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13setNumEntriesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #16]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #20]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm11DeclContextEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm11DeclContextEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRN4llvm6detail13DenseSetEmptyEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm6detail13DenseSetEmptyEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #20]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEEOT_RNSt16remove_referenceISD_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEEOT_RNSt16remove_referenceISD_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_headERSF_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_headERSF_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_headERSF_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_tailERSF_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_tailERSF_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRbEE7_M_headERS1_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRbEE7_M_headERS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJRbEE7_M_headERS1_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorELb0EE7_M_headERSE_:

0000000000000000 <_ZNSt10_Head_baseILm0ERN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorELb0EE7_M_headERSE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERbLb0EE7_M_headERS1_:

0000000000000000 <_ZNSt10_Head_baseILm1ERbLb0EE7_M_headERS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #4]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x30>
  2c:	b	38 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x44>
  40:	b	48 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x48>
  44:	b	68 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x4b9                 	// #1209
  5c:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  6c:	tbnz	w0, #0, 74 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x74>
  70:	b	8c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x8c>
  74:	ldr	x8, [sp, #8]
  78:	ldr	x9, [x8, #16]
  7c:	mov	x10, #0xfffffffffffffff8    	// #-8
  80:	add	x9, x9, x10
  84:	stur	x9, [x29, #-8]
  88:	b	98 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x98>
  8c:	ldr	x8, [sp, #8]
  90:	ldr	x9, [x8, #16]
  94:	stur	x9, [x29, #-8]
  98:	ldur	x0, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #32]
  a0:	add	sp, sp, #0x30
  a4:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE16setPointerAndIntES2_j:

0000000000000000 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE16setPointerAndIntES2_j>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	w2, [sp, #12]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	mov	x0, x8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE16setPointerAndIntES2_j>
  30:	ldr	w10, [sp, #12]
  34:	mov	w1, w10
  38:	bl	0 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE16setPointerAndIntES2_j>
  3c:	ldr	x8, [sp]
  40:	str	x0, [x8]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	and	x8, x8, #0xfffffffffffffffe
  24:	mov	w9, #0x0                   	// #0
  28:	str	w9, [sp, #4]
  2c:	cbnz	x8, 38 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll+0x44>
  40:	b	48 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll+0x48>
  44:	b	68 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll+0x68>
  48:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0xba                  	// #186
  5c:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldur	x8, [x29, #-8]
  6c:	and	x8, x8, #0xfffffffffffffffb
  70:	ldr	x9, [sp, #8]
  74:	orr	x0, x8, x9, lsl #2
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  18:	add	x9, x9, #0x0
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	ldur	x10, [x29, #-8]
  28:	ldr	x11, [x10, #16]
  2c:	stur	x8, [x29, #-24]
  30:	str	x9, [sp, #32]
  34:	str	x10, [sp, #24]
  38:	cbz	x11, 54 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x54>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  44:	mov	w8, #0x0                   	// #0
  48:	str	w8, [sp, #20]
  4c:	tbnz	w0, #0, 54 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x54>
  50:	b	5c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #20]
  5c:	ldr	w8, [sp, #20]
  60:	tbnz	w8, #0, 68 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x68>
  64:	b	6c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x6c>
  68:	b	84 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x84>
  6c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  70:	add	x0, x0, #0x0
  74:	ldur	x1, [x29, #-24]
  78:	mov	w2, #0x4c7                 	// #1223
  7c:	ldr	x3, [sp, #32]
  80:	bl	0 <__assert_fail>
  84:	ldur	x8, [x29, #-16]
  88:	ldr	x8, [x8, #16]
  8c:	cbz	x8, a8 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0xa8>
  90:	ldur	x0, [x29, #-16]
  94:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  98:	mov	w8, #0x0                   	// #0
  9c:	str	w8, [sp, #16]
  a0:	tbnz	w0, #0, a8 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0xa8>
  a4:	b	b0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0xb0>
  a8:	mov	w8, #0x1                   	// #1
  ac:	str	w8, [sp, #16]
  b0:	ldr	w8, [sp, #16]
  b4:	tbnz	w8, #0, bc <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0xbc>
  b8:	b	c0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0xc0>
  bc:	b	d8 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0xd8>
  c0:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  c4:	add	x0, x0, #0x0
  c8:	ldur	x1, [x29, #-24]
  cc:	mov	w2, #0x4c8                 	// #1224
  d0:	ldr	x3, [sp, #32]
  d4:	bl	0 <__assert_fail>
  d8:	ldr	x0, [sp, #24]
  dc:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  e0:	ldur	x8, [x29, #-16]
  e4:	str	x0, [sp, #8]
  e8:	mov	x0, x8
  ec:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  f0:	mov	w9, #0x0                   	// #0
  f4:	ldr	x8, [sp, #8]
  f8:	cmp	x8, x0
  fc:	str	w9, [sp, #4]
 100:	b.ne	10c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x10c>  // b.any
 104:	mov	w8, #0x1                   	// #1
 108:	str	w8, [sp, #4]
 10c:	ldr	w8, [sp, #4]
 110:	tbnz	w8, #0, 118 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x118>
 114:	b	11c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x11c>
 118:	b	134 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x134>
 11c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
 120:	add	x0, x0, #0x0
 124:	ldur	x1, [x29, #-24]
 128:	mov	w2, #0x4ca                 	// #1226
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <__assert_fail>
 134:	ldr	x8, [sp, #24]
 138:	ldr	x9, [x8, #16]
 13c:	ldur	x10, [x29, #-16]
 140:	ldr	x10, [x10, #16]
 144:	cmp	x9, x10
 148:	cset	w11, ne  // ne = any
 14c:	and	w0, w11, #0x1
 150:	ldp	x29, x30, [sp, #64]
 154:	add	sp, sp, #0x50
 158:	ret

DWARFLinker.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm12AddressesMapD1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

0000000000000010 <_ZN4llvm12AddressesMapD0Ev>:
  10:	sub	sp, sp, #0x10
  14:	str	x0, [sp, #8]
  18:	brk	#0x1

000000000000001c <_ZN4llvm12DwarfEmitterD1Ev>:
  1c:	sub	sp, sp, #0x10
  20:	str	x0, [sp, #8]
  24:	add	sp, sp, #0x10
  28:	ret

000000000000002c <_ZN4llvm12DwarfEmitterD0Ev>:
  2c:	sub	sp, sp, #0x10
  30:	str	x0, [sp, #8]
  34:	brk	#0x1
