# SPDX-License-Identifier: MIT
# Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.

"""Fused silu_and_mul kernel for interleaved (N0, 2, NLane) layout (FlyDSL).

Input layout (from cktile split_k with a16w4 interleave preshuffle):
  For each row of inter_dim*2 columns, data is arranged as:
    [gate_block0(NLane), up_block0(NLane), gate_block1(NLane), up_block1(NLane), ...]
  where NLane = 16, N0 = inter_dim // NLane.

Computes per-element:
    out = silu(gate) * up = gate * sigmoid(gate) * up

Grid:  (rows, 1, 1)
Block: (BLOCK_THREADS, 1, 1)

Each thread processes 2 consecutive output bf16 elements (= 1 dword)
per iteration, avoiding read-modify-write races.
"""

import flydsl.compiler as flyc
import flydsl.expr as fx
from flydsl.expr import arith, range_constexpr
from flydsl.expr.typing import T, Int32
from flydsl.expr.arith import ArithValue, CmpIPredicate
from flydsl.compiler.kernel_function import CompilationContext

from flydsl._mlir import ir
from flydsl._mlir.dialects import llvm, scf
from flydsl.expr import buffer_ops

BLOCK_THREADS = 256
NLANE = 16


def _silu_scalar(g, u, c1_f32, neg_log2e):
    """Compute one silu_and_mul element in f32: silu(g) * u."""
    f32 = T.f32
    t = g * neg_log2e
    emu = llvm.call_intrinsic(f32, "llvm.amdgcn.exp2.f32", [t], [], [])
    den = c1_f32 + emu
    sig = llvm.call_intrinsic(f32, "llvm.amdgcn.rcp.f32", [den], [], [])
    return g * sig * u


def build_silu_and_mul_module(inter_dim: int):
    """Return a JIT launcher for fused silu_and_mul on interleaved input.

    Parameters
    ----------
    inter_dim : int
        Output columns (after activation). Input has inter_dim*2 cols
        in interleaved (N0, 2, NLane) layout.
    """
    elem_bytes = 2  # bf16
    assert inter_dim % NLANE == 0
    out_dwords = inter_dim // 2
    DWORDS_PER_ITER = BLOCK_THREADS

    @flyc.kernel
    def silu_and_mul_kernel(
        x: fx.Tensor,  # (rows, inter_dim*2) bf16, interleaved layout
        out: fx.Tensor,  # (rows, inter_dim)   bf16
        num_rows: Int32,
    ):
        bid = fx.block_idx.x
        tid = fx.thread_idx.x

        f32 = T.f32
        i32 = T.i32

        c1_f32 = arith.constant(1.0, type=f32)
        neg_log2e = arith.constant(-1.4426950408889634, type=f32)
        out_dwords_i32 = arith.constant(out_dwords, type=i32)
        nlane_i32 = arith.constant(NLANE, type=i32)
        num_rows_i32 = ArithValue(num_rows)
        bid_i32 = ArithValue(bid)

        row_valid = arith.cmpi(CmpIPredicate.ult, bid_i32, num_rows_i32)
        _if_row = scf.IfOp(row_valid)
        with ir.InsertionPoint(_if_row.then_block):
            in_rsrc = buffer_ops.create_buffer_resource(x, max_size=True)
            out_rsrc = buffer_ops.create_buffer_resource(out, max_size=True)
            thread_id = ArithValue(tid)

            in_row_dw_base = bid_i32 * arith.constant(
                inter_dim * 2 * elem_bytes // 4, type=i32
            )
            out_row_dw_base = bid_i32 * arith.constant(
                inter_dim * elem_bytes // 4, type=i32
            )

            for iter_idx in range_constexpr(
                (out_dwords + DWORDS_PER_ITER - 1) // DWORDS_PER_ITER
            ):
                dw_idx = thread_id + arith.constant(
                    iter_idx * DWORDS_PER_ITER, type=i32
                )

                dw_valid = arith.cmpi(CmpIPredicate.ult, dw_idx, out_dwords_i32)
                _if_dw = scf.IfOp(dw_valid)
                with ir.InsertionPoint(_if_dw.then_block):
                    col_lo = dw_idx * arith.constant(2, type=i32)
                    col_hi = col_lo + arith.constant(1, type=i32)

                    results = []
                    for col in [col_lo, col_hi]:
                        # Interleave addressing:
                        #   out_col -> block = out_col / NLane, lane = out_col % NLane
                        #   gate col = block * 2 * NLane + lane
                        #   up   col = block * 2 * NLane + NLane + lane
                        block = col // nlane_i32
                        lane = col - block * nlane_i32
                        gate_col = block * arith.constant(2 * NLANE, type=i32) + lane
                        up_col = gate_col + nlane_i32

                        gate_byte_off = gate_col * arith.constant(elem_bytes, type=i32)
                        up_byte_off = up_col * arith.constant(elem_bytes, type=i32)
                        gate_dw_off = in_row_dw_base + (
                            gate_byte_off >> arith.constant(2, type=i32)
                        )
                        up_dw_off = in_row_dw_base + (
                            up_byte_off >> arith.constant(2, type=i32)
                        )

                        gate_raw_dw = buffer_ops.buffer_load(
                            in_rsrc, gate_dw_off, vec_width=1, dtype=i32
                        )
                        up_raw_dw = buffer_ops.buffer_load(
                            in_rsrc, up_dw_off, vec_width=1, dtype=i32
                        )

                        gate_is_hi = (
                            gate_byte_off >> arith.constant(1, type=i32)
                        ) & arith.constant(1, type=i32)
                        up_is_hi = (
                            up_byte_off >> arith.constant(1, type=i32)
                        ) & arith.constant(1, type=i32)

                        gate_shifted = gate_raw_dw >> (
                            gate_is_hi * arith.constant(16, type=i32)
                        )
                        up_shifted = up_raw_dw >> (
                            up_is_hi * arith.constant(16, type=i32)
                        )

                        mask16 = arith.constant(0xFFFF, type=i32)
                        g_f32 = arith.bitcast(
                            f32,
                            (gate_shifted & mask16) << arith.constant(16, type=i32),
                        )
                        u_f32 = arith.bitcast(
                            f32,
                            (up_shifted & mask16) << arith.constant(16, type=i32),
                        )

                        r = _silu_scalar(g_f32, u_f32, c1_f32, neg_log2e)
                        r_bf16 = arith.trunc_f(T.bf16, r)
                        r_i16 = arith.bitcast(T.i16, r_bf16)
                        r_i32 = arith.extui(i32, r_i16)
                        results.append(r_i32)

                    packed = results[0] | (results[1] << arith.constant(16, type=i32))
                    out_dw = out_row_dw_base + dw_idx
                    buffer_ops.buffer_store(packed, out_rsrc, out_dw)
                    scf.YieldOp([])
            scf.YieldOp([])

    @flyc.jit
    def launch_silu_and_mul(
        x: fx.Tensor,
        out: fx.Tensor,
        num_rows: fx.Int32,
        stream: fx.Stream = fx.Stream(None),
    ):
        ctx = CompilationContext.get_current()
        with ir.InsertionPoint(ctx.gpu_module_body):
            pass

        idx_rows = arith.index_cast(T.index, num_rows)
        launcher = silu_and_mul_kernel(x, out, num_rows)
        launcher.launch(
            grid=(idx_rows, 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    return launch_silu_and_mul
