**Zagazig University**\
**Faculty of Engineering**\
**Electronics and Communications Dep.**

Simple Binary Coded Decimal

5/15/2022

> Decoder Implementation using
> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image1.png){width="8.208333333333334in"
> height="11.0in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image2.png){width="2.629166666666667in"
> height="1.22623031496063in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image3.png){width="4.940277777777778in"
> height="0.7800437445319335in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image4.png){width="2.4361100174978128in"
> height="0.6402919947506561in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image5.png){width="5.120833333333334in"
> height="0.8792847769028871in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image6.png){width="3.6930544619422574in"
> height="0.8795363079615048in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image7.png){width="5.002777777777778in"
> height="2.9508573928258968in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image8.png){width="1.6263888888888889in"
> height="0.39911417322834647in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image9.png){width="1.4694444444444446in"
> height="0.23491141732283466in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image10.png){width="0.19305446194225723in"
> height="0.23265529308836397in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image11.png){width="1.3833333333333333in"
> height="0.23471675415573054in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image10.png){width="0.19027668416447943in"
> height="0.22930774278215224in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image12.png){width="1.761111111111111in"
> height="0.23448272090988626in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image10.png){width="0.19027777777777777in"
> height="0.22930883639545058in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image13.png){width="1.6430555555555555in"
> height="0.23472222222222222in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image10.png){width="0.19305446194225723in"
> height="0.23265529308836397in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image14.png){width="1.1041666666666667in"
> height="0.2348228346456693in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image10.png){width="0.19027668416447943in"
> height="0.22930774278215224in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image15.png){width="1.6972222222222222in"
> height="0.23461614173228346in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image10.png){width="0.19027777777777777in"
> height="0.22930883639545058in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image16.png){width="1.4305555555555556in"
> height="0.2342716535433071in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image10.png){width="0.19305446194225723in"
> height="0.23265529308836397in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image17.png){width="1.3791666666666667in"
> height="0.2348578302712161in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image10.png){width="0.19027668416447943in"
> height="0.22930774278215224in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image18.png){width="1.7958333333333334in"
> height="0.23445647419072616in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image10.png){width="0.19027777777777777in"
> height="0.22930883639545058in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image19.png){width="0.19305446194225723in"
> height="0.31680774278215224in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image20.png){width="1.5597222222222222in"
> height="0.31892060367454067in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image19.png){width="0.19027668416447943in"
> height="0.3122484689413823in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image19.png){width="0.19027777777777777in"
> height="0.312250656167979in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image21.png){width="1.7722222222222221in"
> height="0.26458552055993in"}

CMOS technology\*\*

\*\*Custom design using Cadence virtuoso & (*TCMC65nm*)

Team Members

+----------------------+----------------------+----------------------+
| **قوش**              | > **دمحأ دمحم يسوم   | > **دمحأ دمحم يسنم   |
|                      | > يلع**              | > دبع ليلجلا**       |
+======================+======================+======================+
| **دمحم يفطصم دبع     | **دلاخ دمحم يودب**   | > **دمحأ يفطصم ةيطع  |
| نميهملا**            |                      | > يفطصم**            |
+----------------------+----------------------+----------------------+
| **مساب حاجن يسوم     | > **سنأ دمحم رباص    | > **ماسح دبع فوؤرلا  |
| ديسلا**              | > حلاص**             | > نسح دمحأ**         |
+----------------------+----------------------+----------------------+

**دمحم دومحم دبع طسابلا**

Digital IC Design Course

**3RD YEAR -- ECE DEP - ZAGAZIG UNIVERSITY**

BCD Decoder Implementation Using CMOS Technology

> •**Introduction:**
>
> What we are trying to do here is to implement binary coded decimal
> 4-bit input and 0-9 output, using CMOS technology ...
>
> First, we may use the following flow diagram to brainstorm ideas
> behind the project :
>
> • getting Truth table n inputs & m of
>
> output\
> • solve using k map & get function\
> • state main blocks and design functions
>
> using CMOS technology.

State the problem

+----------------------------------+----------------------------------+
| Going deep into design           | > •building our 7 block          |
|                                  | > functions layout               |
+==================================+==================================+
| > •calc. sizing parameters using | > • place and routing all blocks |
| > inv and cad tool               | > into one                       |
+----------------------------------+----------------------------------+
|                                  | > field                          |
+----------------------------------+----------------------------------+
|                                  | > •packaging                     |
+----------------------------------+----------------------------------+
| > •sizing all devices to the     |                                  |
| > main ratio.                    |                                  |
+----------------------------------+----------------------------------+
| > •testing and comparing to      |                                  |
| > Truth table                    |                                  |
+----------------------------------+----------------------------------+

  -- -------- --
     Layout   
  -- -------- --

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image23.png){width="0.20833333333333334in"
height="0.20833333333333334in"}![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image24.png){width="5.652777777777778in"
height="2.5833333333333335in"}

> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image22.png){width="7.416666666666667in"
> height="3.6013888888888888in"}

1

<table>
<thead>
<tr class="header">
<th>n</th>
<th><strong>A</strong></th>
<th><strong>B</strong></th>
<th><strong>C</strong></th>
<th><strong>D</strong></th>
<th><strong>a</strong></th>
<th><strong>b</strong></th>
<th><strong>c</strong></th>
<th><strong>d</strong></th>
<th><strong>e</strong></th>
<th><strong>f</strong></th>
<th><strong>g</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>0</td>
<td><blockquote>
<p>BCD Decoder Im</p>
</blockquote>
<p>0</p></td>
<td><p>plementation U</p>
<p>0</p></td>
<td><p>sing CMOS Tech</p>
<p>0</p></td>
<td><table>
<tbody>
<tr class="odd">
<td>nology</td>
<td><blockquote>
<p>0</p>
</blockquote></td>
</tr>
</tbody>
</table></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="even">
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr class="odd">
<td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr class="even">
<td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr class="odd">
<td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr class="even">
<td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr class="odd">
<td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr class="even">
<td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr class="odd">
<td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr class="even">
<td>9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr class="odd">
<td><blockquote>
<p>10</p>
</blockquote></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr class="even">
<td><blockquote>
<p>11</p>
</blockquote></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr class="odd">
<td><blockquote>
<p>12</p>
</blockquote></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr class="even">
<td><blockquote>
<p>13</p>
</blockquote></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr class="odd">
<td><blockquote>
<p>14</p>
</blockquote></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr class="even">
<td><blockquote>
<p>15</p>
</blockquote></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

+---+----------------+-----------------------------------------------+
| 2 | > •**Input :** | > ![](vertopal_8c2dc0ec3116459f9dd237         |
|   |                | 1b296c2aa0/media/image25.png){width="5.875in" |
|   |                | > height="2.2930555555555556in"}              |
+---+----------------+-----------------------------------------------+

> BCD Decoder Implementation Using CMOS Technology
>
> •**[Analysis & k-map:]{.ul}**

<table>
<thead>
<tr class="header">
<th><blockquote>
<p><img src="vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image26.png" style="width:2.04167in;height:0.11111in" /></p>
<p><img src="vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image27.png" style="width:2.04167in;height:0.125in" /><br />
# note: we used x to denote to<strong>dontcare .</strong></p>
</blockquote></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>𝑑</td>
<td>′</td>
<td>𝑎</td>
<td>′</td>
<td><blockquote>
<p>=</p>
</blockquote></td>
<td>𝐶′(𝐴′</td>
<td>𝐵</td>
<td>′</td>
<td><blockquote>
<p>𝐷</p>
</blockquote></td>
<td>+</td>
<td>𝐵𝐷</td>
<td>′</td>
<td><blockquote>
<p>)</p>
</blockquote></td>
<td>f</td>
<td><blockquote>
<p>e ′= D+BC'</p>
</blockquote></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td>𝑏</td>
<td>′</td>
<td>=</td>
<td>𝐵</td>
<td>(𝐶</td>
<td>′</td>
<td>+</td>
<td>𝐷</td>
<td>′</td>
<td>).</td>
<td>(𝐶</td>
<td>+</td>
<td>𝐷</td>
<td><blockquote>
<p>)</p>
</blockquote></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td><blockquote>
<p>′= C(B' +D)+A'B'D</p>
</blockquote></td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td>=</td>
<td>𝑐</td>
<td>′</td>
<td><blockquote>
<p>=</p>
</blockquote></td>
<td><blockquote>
<p>𝐵′𝐶𝐷′</p>
</blockquote></td>
<td>𝐶</td>
<td>′𝐷′)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td><blockquote>
<p>g ′= A'B'C'+BCD</p>
</blockquote></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
<td>𝐴′𝐵′𝐶′𝐷</td>
<td>+</td>
<td>𝐵</td>
<td>(𝐶𝐷</td>
<td>+</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

  a   b   c   d                                                            
  --- --- --- --- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
  1   1   1   1                                                            
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           

BCD Decoder Implementation Using CMOS Technology\
[Circuit diagram (cadence virtuoso):]{.ul}

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image30.png){width="7.5in"
height="5.944444444444445in"}

•**[Sizing:]{.ul}**

> ▪According to tech used (**tcmc65n**) we find minimum W/L ratio\
> ▪The main problem is that **Bn=! Bp**that makes the transfer from
> logic **[1]{.ul}** to logic **[0]{.ul}** (region3) taking more
>
> time than expected.
>
> ▪So, we make W/L for nmos = 120n/60n and Lp=60n and sweep the value of
> **wp** in Vin-Vout Ch/s curve.
>
> ▪We find wp at Vo=Vi=0.5vdd, that makes **Bn=Bp**

4

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image31.png){width="7.345833333333333in"
height="4.568054461942257in"}

> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image32.png){width="7.013888888888889in"
> height="4.166665573053368in"}

5

BCD Decoder Implementation Using CMOS Technology

▪[Using cadence tool to sweep & compute Wp:]{.ul}

> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image33.png){width="6.675in"
> height="3.975in"}

▪[Test bench:]{.ul}

> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image34.png){width="6.777777777777778in"
> height="4.083332239720035in"}

6

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image35.png){width="7.498611111111111in"
height="8.755555555555556in"}

7

[**Wp=120n** ✖✖]{.ul}vs[**Wn=240n** ✔✔]{.ul}

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image36.png){width="7.211111111111111in"
height="7.777777777777778in"}

BCD Decoder Implementation Using CMOS Technology

•**[Functions implementation after sizing:]{.ul}**

> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image37.png){width="7.472222222222222in"
> height="8.952777777777778in"}

1

BCD Decoder Implementation Using CMOS Technology

> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image38.png){width="7.225in"
> height="9.17361111111111in"}

2

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image39.png){width="7.6777766841644794in"
height="8.722222222222221in"}

3

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image40.png){width="7.736111111111111in"
height="9.208333333333334in"}

4

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image41.png){width="7.611111111111111in"
height="9.286111111111111in"}

5

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image42.png){width="7.523611111111111in"
height="8.808333333333334in"}

6

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image43.png){width="7.594443350831146in"
height="8.9875in"}

7

BCD Decoder Implementation Using CMOS Technology

•**[Final test bench:]{.ul}**

•Here we use

> oVdc =1.2v (according to technology used) o4\* Vpluse
>
> for D (v1=0v ; v2=1v) - Tpulse=0.5 sec Tperiod =1sec for C (v1=0v ;
> v2=1v) - Tpulse=1 sec Tperiod =2sec for B (v1=0v ; v2=1v) - Tpulse=2
> sec Tperiod =4sec for A (v1=0v ; v2=1v) - Tpulse=4 sec Tperiod =8sec

**[Then RUN trans Simulation 20 seconds & plot input verses the
output!]{.ul}**

> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image44.png){width="6.180555555555555in"
> height="5.930555555555555in"}

8

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image45.png){width="32.66111111111111in"
height="42.26732064741907in"}

BCD Decoder Implementation Using CMOS Technology

•**[Run trans simulation for testing]{.ul}** : (CSV file s available on
our drive)

9

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image46.png){width="32.92777777777778in"
height="42.61241797900262in"}

BCD Decoder Implementation Using CMOS Technology

10

BCD Decoder Implementation Using CMOS Technology

**[LAYOUT:]{.ul}**

As mentioned before the project is to be divided into 7 blocks to
simplify the job of building the whole Ic layout !

> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image47.png){width="7.041666666666667in"
> height="4.219443350831146in"}
>
> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image48.png){width="7.020833333333333in"
> height="3.625in"}

11

BCD Decoder Implementation Using CMOS Technology

> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image49.png){width="6.75in"
> height="4.219444444444444in"}
>
> ![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image50.png){width="6.822222222222222in"
> height="4.218054461942257in"}

12

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image51.png){width="7.5in"
height="4.218055555555556in"}

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image52.png){width="7.5527766841644794in"
height="4.8861100174978125in"}

13

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image53.png){width="7.5in"
height="4.218055555555556in"}

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image54.png){width="7.5in"
height="4.219443350831146in"}

14

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image55.png){width="7.5in"
height="4.218055555555556in"}

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image56.png){width="7.5in"
height="4.219443350831146in"}

15

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image57.png){width="7.498611111111111in"
height="4.286110017497813in"}

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image58.png){width="7.497221128608924in"
height="4.861111111111111in"}

16

BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image59.png){width="7.1in"
height="3.629166666666667in"}

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image60.png){width="7.127777777777778in"
height="3.0888877952755904in"}

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image61.png){width="7.0736100174978125in"
height="2.308333333333333in"}

17

BCD Decoder Implementation Using CMOS Technology

**[inverter :]{.ul}**

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image62.png){width="7.5in"
height="4.219444444444444in"}

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image63.png){width="7.5in"
height="4.468055555555556in"}

18

BCD Decoder Implementation Using CMOS Technology

•**[Full IC Layout :]{.ul}**

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image64.png){width="7.5in"
height="5.166666666666667in"}

19

> BCD Decoder Implementation Using CMOS Technology

![](vertopal_8c2dc0ec3116459f9dd2371b296c2aa0/media/image65.png){width="10.941666666666666in"
height="9.083333333333334in"}

> 20 Final used area is around .. (27.4\*26.2) um
>
> BCD Decoder Implementation Using CMOS Technology
>
> •**[Hand-Written draft]{.ul}:** (stack diagram & sizing)

+----------------------------------+----------------------------------+
| > ![](vertopal_8c2d              | > ![](vertopal_8c2dc0ec3116459f  |
| c0ec3116459f9dd2371b296c2aa0/med | 9dd2371b296c2aa0/media/image67.p |
| ia/image66.png){width="3.6875in" | ng){width="3.6236100174978128in" |
| > height="3.8874989063867016in"} | > height="3.8847222222222224in"} |
+==================================+==================================+
| ![](vertopal_8c2dc0ec3116459f    | ![](vertopal_8c2dc0ec3116459f    |
| 9dd2371b296c2aa0/media/image68.p | 9dd2371b296c2aa0/media/image69.p |
| ng){width="3.4472222222222224in" | ng){width="3.6194444444444445in" |
| height="3.761111111111111in"}    | height="3.783333333333333in"}    |
+----------------------------------+----------------------------------+

> 21
>
> BCD Decoder Implementation Using CMOS Technology

+----------------------------------+----------------------------------+
| ![](vertopal_8c2dc0ec3116459     | > ![](vertopal_8c2dc0ec3116459f  |
| f9dd2371b296c2aa0/media/image70. | 9dd2371b296c2aa0/media/image71.p |
| png){width="3.613888888888889in" | ng){width="3.4791666666666665in" |
| height="4.391666666666667in"}    | > height="4.404165573053368in"}  |
+==================================+==================================+
| > ![](vertopal_8c2dc0ec3116459f  |                                  |
| 9dd2371b296c2aa0/media/image72.p |                                  |
| ng){width="3.6847222222222222in" |                                  |
| > height="4.061111111111111in"}  |                                  |
+----------------------------------+----------------------------------+

> 22
