
;; Function LL_DMA_DeInit (LL_DMA_DeInit, funcdef_no=544, decl_uid=10659, cgraph_uid=548, symbol_order=548)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 56 n_edges 81 count 56 (    1)


LL_DMA_DeInit

Dataflow summary:
def_info->table_size = 122, use_info->table_size = 370
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,55u} r13={1d,55u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={28d,23u} r102={1d,55u} r103={1d,54u} r113={1d,1u} r114={1d,1u} r115={16d,7u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r130={2d,3u} r131={1d,1u} r132={1d,1u} r133={11d,1u} r134={1d,23u,4e} r135={1d,27u} r137={1d,1u} r138={1d,4u} r142={1d,1u} r143={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,11u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r171={1d,1u} r172={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} 
;;    total ref usage 486{122d,360u,4e} in 258{258 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d52(102){ }d53(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 135 177 178
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 135 177 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 3 )->[4]->( 55 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116 117 118 119 133 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116 117 118 119 133 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 3 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 53 )->[6]->( 55 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 5 )->[7]->( 55 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 120 121 122 123 133 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 120 121 122 123 133 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 2 )->[8]->( 11 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 8 )->[9]->( 14 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 9 )->[10]->( 39 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 8 )->[11]->( 38 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 11 )->[12]->( 16 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 12 )->[13]->( 39 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u84(7){ }u85(13){ }u86(102){ }u87(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 9 )->[14]->( 18 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 14 )->[15]->( 39 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 12 )->[16]->( 20 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 16 )->[17]->( 39 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u104(7){ }u105(13){ }u106(102){ }u107(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 14 )->[18]->( 22 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 18 )->[19]->( 39 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u114(7){ }u115(13){ }u116(102){ }u117(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 16 )->[20]->( 24 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 20 )->[21]->( 39 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 18 )->[22]->( 26 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 22 )->[23]->( 39 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u134(7){ }u135(13){ }u136(102){ }u137(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 20 )->[24]->( 28 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 24 )->[25]->( 39 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 22 )->[26]->( 30 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 26 )->[27]->( 39 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 24 )->[28]->( 32 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 28 )->[29]->( 39 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 26 )->[30]->( 34 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 30 )->[31]->( 39 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 28 )->[32]->( 36 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 32 )->[33]->( 39 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 30 )->[34]->( 37 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 34 )->[35]->( 39 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u194(7){ }u195(13){ }u196(102){ }u197(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 32 )->[36]->( 39 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 115 171 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115 171 172
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 34 )->[37]->( 39 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u206(7){ }u207(13){ }u208(102){ }u209(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 115 175 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115 175 176
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 11 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u214(7){ }u215(13){ }u216(102){ }u217(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135

( 31 23 25 29 35 33 27 36 10 13 15 17 19 21 38 37 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u218(7){ }u219(13){ }u220(102){ }u221(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; lr  def 	 100 [cc] 113 114 130 131 132 149 154 155 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  gen 	 113 114 130 131 132 149 154 155 157 158
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149

( 39 )->[40]->( 55 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u254(7){ }u255(13){ }u256(102){ }u257(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 133 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 133 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 39 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u262(7){ }u263(13){ }u264(102){ }u265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149

( 41 )->[42]->( 55 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u268(7){ }u269(13){ }u270(102){ }u271(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 41 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u276(7){ }u277(13){ }u278(102){ }u279(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149

( 43 )->[44]->( 55 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u282(7){ }u283(13){ }u284(102){ }u285(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 43 )->[45]->( 46 47 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u290(7){ }u291(13){ }u292(102){ }u293(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149

( 45 )->[46]->( 55 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u296(7){ }u297(13){ }u298(102){ }u299(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 45 )->[47]->( 48 49 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u304(7){ }u305(13){ }u306(102){ }u307(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149

( 47 )->[48]->( 55 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u310(7){ }u311(13){ }u312(102){ }u313(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 47 )->[49]->( 50 51 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u318(7){ }u319(13){ }u320(102){ }u321(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149

( 49 )->[50]->( 55 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u324(7){ }u325(13){ }u326(102){ }u327(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 49 )->[51]->( 52 53 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u332(7){ }u333(13){ }u334(102){ }u335(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149

( 51 )->[52]->( 55 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u338(7){ }u339(13){ }u340(102){ }u341(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 51 )->[53]->( 54 6 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u346(7){ }u347(13){ }u348(102){ }u349(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149

( 53 )->[54]->( 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u352(7){ }u353(13){ }u354(102){ }u355(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 54 50 4 6 7 40 42 44 46 48 52 )->[55]->( 1 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u360(7){ }u361(13){ }u362(102){ }u363(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 55 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u366(0){ }u367(7){ }u368(13){ }u369(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 43 to worklist
  Adding insn 48 to worklist
  Adding insn 445 to worklist
  Adding insn 68 to worklist
  Adding insn 65 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 76 to worklist
  Adding insn 447 to worklist
  Adding insn 449 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 108 to worklist
  Adding insn 111 to worklist
  Adding insn 451 to worklist
  Adding insn 119 to worklist
  Adding insn 122 to worklist
  Adding insn 453 to worklist
  Adding insn 129 to worklist
  Adding insn 455 to worklist
  Adding insn 136 to worklist
  Adding insn 457 to worklist
  Adding insn 143 to worklist
  Adding insn 459 to worklist
  Adding insn 150 to worklist
  Adding insn 461 to worklist
  Adding insn 157 to worklist
  Adding insn 463 to worklist
  Adding insn 164 to worklist
  Adding insn 465 to worklist
  Adding insn 171 to worklist
  Adding insn 467 to worklist
  Adding insn 178 to worklist
  Adding insn 469 to worklist
  Adding insn 185 to worklist
  Adding insn 471 to worklist
  Adding insn 192 to worklist
  Adding insn 473 to worklist
  Adding insn 199 to worklist
  Adding insn 475 to worklist
  Adding insn 477 to worklist
  Adding insn 479 to worklist
  Adding insn 259 to worklist
  Adding insn 252 to worklist
  Adding insn 250 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 227 to worklist
  Adding insn 224 to worklist
  Adding insn 221 to worklist
  Adding insn 219 to worklist
  Adding insn 481 to worklist
  Adding insn 266 to worklist
  Adding insn 273 to worklist
  Adding insn 483 to worklist
  Adding insn 280 to worklist
  Adding insn 287 to worklist
  Adding insn 485 to worklist
  Adding insn 294 to worklist
  Adding insn 301 to worklist
  Adding insn 487 to worklist
  Adding insn 308 to worklist
  Adding insn 315 to worklist
  Adding insn 489 to worklist
  Adding insn 322 to worklist
  Adding insn 329 to worklist
  Adding insn 491 to worklist
  Adding insn 336 to worklist
  Adding insn 343 to worklist
  Adding insn 493 to worklist
  Adding insn 350 to worklist
  Adding insn 358 to worklist
  Adding insn 365 to worklist
  Adding insn 384 to worklist
Finished finding needed instructions:
processing block 55 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 383 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 33 to worklist
  Adding insn 66 to worklist
  Adding insn 56 to worklist
  Adding insn 54 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 23 to worklist
  Adding insn 98 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 32 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 75 to worklist
  Adding insn 74 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 47 to worklist
  Adding insn 46 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 24 to worklist
  Adding insn 265 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 25 to worklist
  Adding insn 279 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 26 to worklist
  Adding insn 293 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 27 to worklist
  Adding insn 307 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 28 to worklist
  Adding insn 321 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 29 to worklist
  Adding insn 335 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 30 to worklist
  Adding insn 349 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 31 to worklist
  Adding insn 364 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
  Adding insn 357 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
  Adding insn 342 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
  Adding insn 328 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
  Adding insn 314 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
  Adding insn 300 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
  Adding insn 286 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
  Adding insn 272 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
  Adding insn 251 to worklist
  Adding insn 497 to worklist
  Adding insn 496 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 223 to worklist
  Adding insn 220 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 11 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 429 to worklist
  Adding insn 427 to worklist
  Adding insn 426 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 8 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 191 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 7 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 177 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 18 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 163 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 16 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 149 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 14 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 135 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 12 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 118 to worklist
  Adding insn 117 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 437 to worklist
  Adding insn 435 to worklist
  Adding insn 434 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 5 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 198 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 20 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 184 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 6 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 170 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 17 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 156 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 15 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 142 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 13 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 128 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
  Adding insn 10 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 107 to worklist
  Adding insn 106 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 42 to worklist
  Adding insn 3 to worklist
  Adding insn 440 to worklist
  Adding insn 2 to worklist
  Adding insn 439 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 56 n_edges 81 count 56 (    1)

Pass 0 for finding pseudo/allocno costs


  r178 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r177 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r176 costs: LO_REGS:0 HI_REGS:78 CALLER_SAVE_REGS:78 EVEN_REG:78 GENERAL_REGS:78 VFP_D0_D7_REGS:1131 VFP_LO_REGS:1131 ALL_REGS:1131 MEM:585
  r175 costs: LO_REGS:0 HI_REGS:78 CALLER_SAVE_REGS:78 EVEN_REG:78 GENERAL_REGS:78 VFP_D0_D7_REGS:1131 VFP_LO_REGS:1131 ALL_REGS:1131 MEM:585
  r172 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1247 VFP_LO_REGS:1247 ALL_REGS:1247 MEM:645
  r171 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1247 VFP_LO_REGS:1247 ALL_REGS:1247 MEM:645
  r167 costs: LO_REGS:0 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:261 VFP_LO_REGS:261 ALL_REGS:261 MEM:135
  r166 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:406 VFP_LO_REGS:406 ALL_REGS:406 MEM:210
  r165 costs: LO_REGS:0 HI_REGS:42 CALLER_SAVE_REGS:42 EVEN_REG:42 GENERAL_REGS:42 VFP_D0_D7_REGS:609 VFP_LO_REGS:609 ALL_REGS:609 MEM:315
  r164 costs: LO_REGS:0 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:928 VFP_LO_REGS:928 ALL_REGS:928 MEM:480
  r163 costs: LO_REGS:0 HI_REGS:96 CALLER_SAVE_REGS:96 EVEN_REG:96 GENERAL_REGS:96 VFP_D0_D7_REGS:1392 VFP_LO_REGS:1392 ALL_REGS:1392 MEM:720
  r162 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2146 VFP_LO_REGS:2146 ALL_REGS:2146 MEM:1110
  r161 costs: LO_REGS:0 HI_REGS:224 CALLER_SAVE_REGS:224 EVEN_REG:224 GENERAL_REGS:224 VFP_D0_D7_REGS:3248 VFP_LO_REGS:3248 ALL_REGS:3248 MEM:1680
  r160 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9570 VFP_LO_REGS:9570 ALL_REGS:9570 MEM:4950
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r155 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19140 VFP_LO_REGS:19140 ALL_REGS:19140 MEM:9900
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r149 costs: LO_REGS:0 HI_REGS:5280 CALLER_SAVE_REGS:5280 EVEN_REG:5280 GENERAL_REGS:5280 VFP_D0_D7_REGS:51940 VFP_LO_REGS:51940 ALL_REGS:51940 MEM:30010
  r148 costs: LO_REGS:0 HI_REGS:924 CALLER_SAVE_REGS:924 EVEN_REG:924 GENERAL_REGS:924 VFP_D0_D7_REGS:13398 VFP_LO_REGS:13398 ALL_REGS:13398 MEM:6930
  r147 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19140 VFP_LO_REGS:19140 ALL_REGS:19140 MEM:9900
  r143 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:5254 VFP_LO_REGS:5254 ALL_REGS:5254 MEM:3195
  r142 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:6902 VFP_LO_REGS:6902 ALL_REGS:6902 MEM:3570
  r138 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:7548 VFP_LO_REGS:7548 ALL_REGS:7548 MEM:4590
  r137 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:9860 VFP_LO_REGS:9860 ALL_REGS:9860 MEM:5100
  r135 costs: LO_REGS:0 HI_REGS:2052 CALLER_SAVE_REGS:2052 EVEN_REG:2052 GENERAL_REGS:2052 VFP_D0_D7_REGS:83065 VFP_LO_REGS:83065 ALL_REGS:83065 MEM:47840
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:55000 VFP_LO_REGS:55000 ALL_REGS:55000 MEM:31000
  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:26398 VFP_LO_REGS:26398 ALL_REGS:26398 MEM:12425
  r132 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r131 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:49500 VFP_LO_REGS:49500 ALL_REGS:49500 MEM:33000
  r123 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r122 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r121 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r120 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r119 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r118 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r117 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r116 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r115 costs: LO_REGS:0 HI_REGS:1602 CALLER_SAVE_REGS:1602 EVEN_REG:1602 GENERAL_REGS:1602 VFP_D0_D7_REGS:71844 VFP_LO_REGS:71844 ALL_REGS:71844 MEM:44425
  r114 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r113 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200


Pass 1 for finding pseudo/allocno costs

    r178: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r178 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r177 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r176 costs: LO_REGS:0 HI_REGS:78 CALLER_SAVE_REGS:78 EVEN_REG:78 GENERAL_REGS:78 VFP_D0_D7_REGS:1170 VFP_LO_REGS:1170 ALL_REGS:1170 MEM:780
  r175 costs: LO_REGS:0 HI_REGS:78 CALLER_SAVE_REGS:78 EVEN_REG:78 GENERAL_REGS:78 VFP_D0_D7_REGS:1170 VFP_LO_REGS:1170 ALL_REGS:1170 MEM:780
  r172 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r171 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r167 costs: LO_REGS:0 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r166 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r165 costs: LO_REGS:0 HI_REGS:42 CALLER_SAVE_REGS:42 EVEN_REG:42 GENERAL_REGS:42 VFP_D0_D7_REGS:630 VFP_LO_REGS:630 ALL_REGS:630 MEM:420
  r164 costs: LO_REGS:0 HI_REGS:64 CALLER_SAVE_REGS:64 EVEN_REG:64 GENERAL_REGS:64 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r163 costs: LO_REGS:0 HI_REGS:96 CALLER_SAVE_REGS:96 EVEN_REG:96 GENERAL_REGS:96 VFP_D0_D7_REGS:1440 VFP_LO_REGS:1440 ALL_REGS:1440 MEM:960
  r162 costs: LO_REGS:0 HI_REGS:148 CALLER_SAVE_REGS:148 EVEN_REG:148 GENERAL_REGS:148 VFP_D0_D7_REGS:2220 VFP_LO_REGS:2220 ALL_REGS:2220 MEM:1480
  r161 costs: LO_REGS:0 HI_REGS:224 CALLER_SAVE_REGS:224 EVEN_REG:224 GENERAL_REGS:224 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r160 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r155 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r149 costs: LO_REGS:0 HI_REGS:5280 CALLER_SAVE_REGS:5280 EVEN_REG:5280 GENERAL_REGS:5280 VFP_D0_D7_REGS:54150 VFP_LO_REGS:54150 ALL_REGS:54150 MEM:36100
  r148 costs: LO_REGS:0 HI_REGS:924 CALLER_SAVE_REGS:924 EVEN_REG:924 GENERAL_REGS:924 VFP_D0_D7_REGS:13860 VFP_LO_REGS:13860 ALL_REGS:13860 MEM:9240
  r147 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r143 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:5325 VFP_LO_REGS:5325 ALL_REGS:5325 MEM:3550
  r142 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r138 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r137 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r135 costs: LO_REGS:0 HI_REGS:2052 CALLER_SAVE_REGS:2052 EVEN_REG:2052 GENERAL_REGS:2052 VFP_D0_D7_REGS:89715 VFP_LO_REGS:89715 ALL_REGS:89715 MEM:59810
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44955 VFP_LO_REGS:44955 ALL_REGS:29955 MEM:29970
  r132 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r131 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:49500 VFP_LO_REGS:49500 ALL_REGS:49500 MEM:33000
  r123 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r122 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r121 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r120 costs: LO_REGS:0 HI_REGS:142 CALLER_SAVE_REGS:142 EVEN_REG:142 GENERAL_REGS:142 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r119 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r118 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r117 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r116 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r115 costs: LO_REGS:0 HI_REGS:1602 CALLER_SAVE_REGS:1602 EVEN_REG:1602 GENERAL_REGS:1602 VFP_D0_D7_REGS:72645 VFP_LO_REGS:72645 ALL_REGS:72645 MEM:48430
  r114 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r113 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200

;;   ======================================================
;;   -- basic block 2 from 439 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 440 r178=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 439 r177=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r135=r178                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r134=r177                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  42 cc=cmp(r135,0xffffffffffff0000)         :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  43 pc={(cc!=0)?L103:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 36
;;   new tail = 43

;;   ======================================================
;;   -- basic block 3 from 45 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 r137=0x40020000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  47 cc=cmp(r134,r137)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  48 pc={(cc!=0)?L71:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 45
;;   new tail = 48

;;   ======================================================
;;   -- basic block 4 from 50 to 445 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 r138=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  33 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  55 r118=[r138+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  56 r119=r118|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  58 [r138+0x28]=r119                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  59 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  61 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  65 r116=[r138+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  66 r117=r116&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  68 [r138+0x28]=r117                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 445 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 50
;;   new tail = 445

;;   ======================================================
;;   -- basic block 5 from 73 to 76 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 r142=0x40020400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  75 cc=cmp(r134,r142)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  76 pc={(cc==0)?L80:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 73
;;   new tail = 76

;;   ======================================================
;;   -- basic block 6 from 32 to 447 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 447 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 32
;;   new tail = 447

;;   ======================================================
;;   -- basic block 7 from 82 to 449 -- before reload
;;   ======================================================

;;	  0--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r143=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  87 r122=[r143+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  88 r123=r122|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  90 [r143+0x28]=r123                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  91 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  93 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  97 r120=[r143+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  98 r121=r120&0xfffffffffffffffd            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 100 [r143+0x28]=r121                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 449 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 82
;;   new tail = 449

;;   ======================================================
;;   -- basic block 8 from 105 to 108 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 r147=0x40020000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 107 cc=cmp(r134,r147)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 108 pc={(cc!=0)?L115:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 105
;;   new tail = 108

;;   ======================================================
;;   -- basic block 9 from 111 to 111 -- before reload
;;   ======================================================

;;	  0--> b  0: i 111 {pc={(r135!=0)?L126:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 111
;;   new tail = 111

;;   ======================================================
;;   -- basic block 10 from 10 to 451 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r115=0x40020008                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 451 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 451

;;   ======================================================
;;   -- basic block 11 from 117 to 119 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 r148=0x40020400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 118 cc=cmp(r134,r148)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 119 pc={(cc!=0)?L389:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 117
;;   new tail = 119

;;   ======================================================
;;   -- basic block 12 from 122 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i 122 {pc={(r135!=0)?L133:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 122
;;   new tail = 122

;;   ======================================================
;;   -- basic block 13 from 12 to 453 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r115=0x40020408                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 453 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 453

;;   ======================================================
;;   -- basic block 14 from 128 to 129 -- before reload
;;   ======================================================

;;	  0--> b  0: i 128 cc=cmp(r135,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 129 pc={(cc!=0)?L140:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 128
;;   new tail = 129

;;   ======================================================
;;   -- basic block 15 from 13 to 455 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 r115=0x4002001c                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 455 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 13
;;   new tail = 455

;;   ======================================================
;;   -- basic block 16 from 135 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i 135 cc=cmp(r135,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 136 pc={(cc!=0)?L147:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 135
;;   new tail = 136

;;   ======================================================
;;   -- basic block 17 from 14 to 457 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 r115=0x4002041c                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 457 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 14
;;   new tail = 457

;;   ======================================================
;;   -- basic block 18 from 142 to 143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 142 cc=cmp(r135,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 143 pc={(cc!=0)?L154:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 142
;;   new tail = 143

;;   ======================================================
;;   -- basic block 19 from 15 to 459 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 r115=0x40020030                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 459 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 15
;;   new tail = 459

;;   ======================================================
;;   -- basic block 20 from 149 to 150 -- before reload
;;   ======================================================

;;	  0--> b  0: i 149 cc=cmp(r135,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 150 pc={(cc!=0)?L161:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 149
;;   new tail = 150

;;   ======================================================
;;   -- basic block 21 from 16 to 461 -- before reload
;;   ======================================================

;;	  0--> b  0: i  16 r115=0x40020430                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 461 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 16
;;   new tail = 461

;;   ======================================================
;;   -- basic block 22 from 156 to 157 -- before reload
;;   ======================================================

;;	  0--> b  0: i 156 cc=cmp(r135,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 157 pc={(cc!=0)?L168:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 156
;;   new tail = 157

;;   ======================================================
;;   -- basic block 23 from 17 to 463 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 r115=0x40020044                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 463 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 17
;;   new tail = 463

;;   ======================================================
;;   -- basic block 24 from 163 to 164 -- before reload
;;   ======================================================

;;	  0--> b  0: i 163 cc=cmp(r135,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 164 pc={(cc!=0)?L175:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 163
;;   new tail = 164

;;   ======================================================
;;   -- basic block 25 from 18 to 465 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 r115=0x40020444                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 465 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 18
;;   new tail = 465

;;   ======================================================
;;   -- basic block 26 from 170 to 171 -- before reload
;;   ======================================================

;;	  0--> b  0: i 170 cc=cmp(r135,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 171 pc={(cc!=0)?L182:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 170
;;   new tail = 171

;;   ======================================================
;;   -- basic block 27 from 6 to 467 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r115=0x40020058                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 467 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 467

;;   ======================================================
;;   -- basic block 28 from 177 to 178 -- before reload
;;   ======================================================

;;	  0--> b  0: i 177 cc=cmp(r135,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 178 pc={(cc!=0)?L189:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 177
;;   new tail = 178

;;   ======================================================
;;   -- basic block 29 from 7 to 469 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r115=0x40020458                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 469 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 469

;;   ======================================================
;;   -- basic block 30 from 184 to 185 -- before reload
;;   ======================================================

;;	  0--> b  0: i 184 cc=cmp(r135,0x5)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 185 pc={(cc!=0)?L196:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 184
;;   new tail = 185

;;   ======================================================
;;   -- basic block 31 from 20 to 471 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 r115=0x4002006c                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 471 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 20
;;   new tail = 471

;;   ======================================================
;;   -- basic block 32 from 191 to 192 -- before reload
;;   ======================================================

;;	  0--> b  0: i 191 cc=cmp(r135,0x5)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 pc={(cc!=0)?L203:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 191
;;   new tail = 192

;;   ======================================================
;;   -- basic block 33 from 8 to 473 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r115=0x4002046c                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 473 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 473

;;   ======================================================
;;   -- basic block 34 from 198 to 199 -- before reload
;;   ======================================================

;;	  0--> b  0: i 198 cc=cmp(r135,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 199 pc={(cc!=0)?L210:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 198
;;   new tail = 199

;;   ======================================================
;;   -- basic block 35 from 5 to 475 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r115=0x40020080                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 475 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 475

;;   ======================================================
;;   -- basic block 36 from 426 to 477 -- before reload
;;   ======================================================

;;	  0--> b  0: i 426 r171=0x40020494                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 427 r172=0x40020480                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 429 {r115={(r135!=0x6)?r171:r172};clobber cc;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 477 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 426
;;   new tail = 477

;;   ======================================================
;;   -- basic block 37 from 434 to 479 -- before reload
;;   ======================================================

;;	  0--> b  0: i 434 r175=0x40020094                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 435 r176=0x40020494                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 437 {r115={(r135==0x7)?r175:r176};clobber cc;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 479 pc=L215                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 434
;;   new tail = 479

;;   ======================================================
;;   -- basic block 38 from 11 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r115=0x40020494                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 11
;;   new tail = 11

;;   ======================================================
;;   -- basic block 39 from 217 to 259 -- before reload
;;   ======================================================

;;	  0--> b  0: i 217 loc r115                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 218 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 243 r155=0x100080                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 219 r113=[r115]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 244 r154=r134 0>>0xa^r155                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 246 r157=r154<<0x3+r135                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 247 r158=r157<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 496 r130=r158+0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 497 r130=r130+0x20800                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 220 r114=r113&0xfffffffffffffffe            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 221 [r115]=r114                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 222 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 223 r149=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 224 [r115]=r149                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 225 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 227 [r115+0x4]=r149                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 228 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 230 [r115+0x8]=r149                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 231 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 233 [r115+0xc]=r149                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 235 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 236 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 237 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 238 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 240 loc r134 0>>0xa^0x100080<<0x3           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 241 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 250 r131=[r130]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 251 r132=r131&0xffffffffffffff00            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 252 [r130]=r132                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 253 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 254 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 255 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 256 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 257 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 259 {pc={(r135!=0)?L269:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 217
;;   new tail = 259

;;   ======================================================
;;   -- basic block 40 from 261 to 481 -- before reload
;;   ======================================================

;;	  0--> b  0: i 261 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 262 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 263 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 264 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 265 r160=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 266 [r134+0x4]=r160                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 r133=r135                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 481 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 261
;;   new tail = 481

;;   ======================================================
;;   -- basic block 41 from 271 to 273 -- before reload
;;   ======================================================

;;	  0--> b  0: i 271 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 272 cc=cmp(r135,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 273 pc={(cc!=0)?L283:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 271
;;   new tail = 273

;;   ======================================================
;;   -- basic block 42 from 275 to 483 -- before reload
;;   ======================================================

;;	  0--> b  0: i 275 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 276 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 277 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 278 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 r161=0x10                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 280 [r134+0x4]=r161                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 r133=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 483 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 275
;;   new tail = 483

;;   ======================================================
;;   -- basic block 43 from 285 to 287 -- before reload
;;   ======================================================

;;	  0--> b  0: i 285 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 286 cc=cmp(r135,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 287 pc={(cc!=0)?L297:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 285
;;   new tail = 287

;;   ======================================================
;;   -- basic block 44 from 289 to 485 -- before reload
;;   ======================================================

;;	  0--> b  0: i 289 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 290 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 291 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 292 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 293 r162=0x100                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 294 [r134+0x4]=r162                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 r133=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 485 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 289
;;   new tail = 485

;;   ======================================================
;;   -- basic block 45 from 299 to 301 -- before reload
;;   ======================================================

;;	  0--> b  0: i 299 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 300 cc=cmp(r135,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 301 pc={(cc!=0)?L311:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 299
;;   new tail = 301

;;   ======================================================
;;   -- basic block 46 from 303 to 487 -- before reload
;;   ======================================================

;;	  0--> b  0: i 303 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 304 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 305 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 306 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 307 r163=0x1000                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 308 [r134+0x4]=r163                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 r133=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 487 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 303
;;   new tail = 487

;;   ======================================================
;;   -- basic block 47 from 313 to 315 -- before reload
;;   ======================================================

;;	  0--> b  0: i 313 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 314 cc=cmp(r135,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 315 pc={(cc!=0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 313
;;   new tail = 315

;;   ======================================================
;;   -- basic block 48 from 317 to 489 -- before reload
;;   ======================================================

;;	  0--> b  0: i 317 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 318 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 319 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 320 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 321 r164=0x10000                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 322 [r134+0x4]=r164                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r133=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 489 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 317
;;   new tail = 489

;;   ======================================================
;;   -- basic block 49 from 327 to 329 -- before reload
;;   ======================================================

;;	  0--> b  0: i 327 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 328 cc=cmp(r135,0x5)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 329 pc={(cc!=0)?L339:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 327
;;   new tail = 329

;;   ======================================================
;;   -- basic block 50 from 331 to 491 -- before reload
;;   ======================================================

;;	  0--> b  0: i 331 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 332 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 333 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 334 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 335 r165=0x100000                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 336 [r134+0x4]=r165                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 r133=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 491 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 331
;;   new tail = 491

;;   ======================================================
;;   -- basic block 51 from 341 to 343 -- before reload
;;   ======================================================

;;	  0--> b  0: i 341 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 342 cc=cmp(r135,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 343 pc={(cc!=0)?L353:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 341
;;   new tail = 343

;;   ======================================================
;;   -- basic block 52 from 345 to 493 -- before reload
;;   ======================================================

;;	  0--> b  0: i 345 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 346 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 347 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 348 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 349 r166=0x1000000                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 350 [r134+0x4]=r166                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 r133=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 493 pc=L382                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 345
;;   new tail = 493

;;   ======================================================
;;   -- basic block 53 from 355 to 358 -- before reload
;;   ======================================================

;;	  0--> b  0: i 355 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 357 cc=cmp(r135,0x7)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 358 pc={(cc!=0)?L356:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 355
;;   new tail = 358

;;   ======================================================
;;   -- basic block 54 from 360 to 379 -- before reload
;;   ======================================================

;;	  0--> b  0: i 360 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 361 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 362 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 363 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 364 r167=0x10000000                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 365 [r134+0x4]=r167                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  31 r133=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 368 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 369 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 370 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 371 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 372 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 373 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 374 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 375 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 376 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 377 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 378 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 379 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 360
;;   new tail = 379

;;   ======================================================
;;   -- basic block 55 from 383 to 384 -- before reload
;;   ======================================================

;;	  0--> b  0: i 383 r0=r133                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 384 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 383
;;   new tail = 384


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_DMA_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,55u} r13={1d,55u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={28d,23u} r102={1d,55u} r103={1d,54u} r113={1d,1u} r114={1d,1u} r115={16d,7u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r130={2d,3u} r131={1d,1u} r132={1d,1u} r133={11d,1u} r134={1d,23u,4e} r135={1d,27u} r137={1d,1u} r138={1d,4u} r142={1d,1u} r143={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,11u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r171={1d,1u} r172={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} 
;;    total ref usage 486{122d,360u,4e} in 258{258 regular + 0 call} insns.
(note 1 0 34 NOTE_INSN_DELETED)
(note 34 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 34 36 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 36 4 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":147:3 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":148:3 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":148:15 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":151:3 -1
     (nil))
(debug_insn 40 39 440 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":153:3 -1
     (nil))
(insn 440 40 439 2 (set (reg:SI 178)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":146:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 439 440 3 2 (set (reg:SI 177)
        (reg:SI 0 r0 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":146:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ DMAx ])
        (nil)))
(insn 3 439 2 2 (set (reg/v:SI 135 [ Channel ])
        (reg:SI 178)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":146:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 2 3 42 2 (set (reg/v/f:SI 134 [ DMAx ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":146:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 42 2 43 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int -65536 [0xffffffffffff0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":153:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 43 42 44 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":153:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 103)
(note 44 43 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":155:5 -1
     (nil))
(insn 46 45 47 3 (set (reg:SI 137)
        (const_int 1073872896 [0x40020000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":155:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ DMAx ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":155:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ DMAx ])
                (const_int 1073872896 [0x40020000]))
            (nil))))
(jump_insn 48 47 49 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":155:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 71)
(note 49 48 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":158:7 -1
     (nil))
(debug_insn 51 50 52 4 (var_location:SI Periphs (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":158:7 -1
     (nil))
(debug_insn 52 51 53 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":320:22 -1
     (nil))
(debug_insn 53 52 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 -1
     (nil))
(insn 54 53 33 4 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 54 55 4 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":348:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 33 56 4 (set (reg:SI 118 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 58 4 (set (reg:SI 119 [ _18 ])
        (ior:SI (reg:SI 118 [ _17 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _17 ])
        (nil)))
(insn 58 56 59 4 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 119 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _18 ])
        (nil)))
(debug_insn 59 58 60 4 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":158:7 -1
     (nil))
(debug_insn 60 59 61 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":161:7 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:SI Periphs (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":161:7 -1
     (nil))
(debug_insn 62 61 63 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":345:22 -1
     (nil))
(debug_insn 63 62 65 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 -1
     (nil))
(insn 65 63 66 4 (set (reg:SI 116 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 68 4 (set (reg:SI 117 [ _16 ])
        (and:SI (reg:SI 116 [ _15 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _15 ])
        (nil)))
(insn 68 66 445 4 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 117 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg:SI 117 [ _16 ])
            (nil))))
(jump_insn 445 68 446 4 (set (pc)
        (label_ref 382)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":348:1 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 446 445 71)
(code_label 71 446 72 5 3 (nil) [1 uses])
(note 72 71 73 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":163:10 -1
     (nil))
(insn 74 73 75 5 (set (reg:SI 142)
        (const_int 1073873920 [0x40020400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":163:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ DMAx ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":163:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ DMAx ])
                    (const_int 1073873920 [0x40020400]))
                (nil)))))
(jump_insn 76 75 356 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":163:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 80)
(code_label 356 76 77 6 28 (nil) [1 uses])
(note 77 356 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 77 447 6 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2054:1 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 447 32 448 6 (set (pc)
        (label_ref 382)) 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 448 447 80)
(code_label 80 448 81 7 5 (nil) [1 uses])
(note 81 80 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":166:7 -1
     (nil))
(debug_insn 83 82 84 7 (var_location:SI Periphs (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":166:7 -1
     (nil))
(debug_insn 84 83 85 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":320:22 -1
     (nil))
(debug_insn 85 84 86 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 -1
     (nil))
(insn 86 85 23 7 (set (reg/f:SI 143)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 86 87 7 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":348:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 23 88 7 (set (reg:SI 122 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 90 7 (set (reg:SI 123 [ _22 ])
        (ior:SI (reg:SI 122 [ _21 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _21 ])
        (nil)))
(insn 90 88 91 7 (set (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 123 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _22 ])
        (nil)))
(debug_insn 91 90 92 7 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":166:7 -1
     (nil))
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":169:7 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI Periphs (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":169:7 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":345:22 -1
     (nil))
(debug_insn 95 94 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 -1
     (nil))
(insn 97 95 98 7 (set (reg:SI 120 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 100 7 (set (reg:SI 121 [ _20 ])
        (and:SI (reg:SI 120 [ _19 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _19 ])
        (nil)))
(insn 100 98 449 7 (set (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 121 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 121 [ _20 ])
            (nil))))
(jump_insn 449 100 450 7 (set (pc)
        (label_ref 382)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":348:1 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 450 449 103)
(code_label 103 450 104 8 2 (nil) [1 uses])
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:5 -1
     (nil))
(insn 106 105 107 8 (set (reg:SI 147)
        (const_int 1073872896 [0x40020000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ DMAx ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ DMAx ])
                (const_int 1073872896 [0x40020000]))
            (nil))))
(jump_insn 108 107 109 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 115)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 115)
(note 109 108 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 110 109 111 9 NOTE_INSN_DELETED)
(jump_insn 111 110 114 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 135 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 126)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 114 111 10 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 10 114 451 10 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872904 [0x40020008])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:11 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 451 10 452 10 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 452 451 115)
(code_label 115 452 116 11 6 (nil) [1 uses])
(note 116 115 117 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 11 (set (reg:SI 148)
        (const_int 1073873920 [0x40020400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ DMAx ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ DMAx ])
                (const_int 1073873920 [0x40020400]))
            (nil))))
(jump_insn 119 118 120 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 389)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 682593028 (nil)))
 -> 389)
(note 120 119 121 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 121 120 122 12 NOTE_INSN_DELETED)
(jump_insn 122 121 125 12 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 135 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 133)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 133)
(note 125 122 12 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 12 125 453 13 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873928 [0x40020408])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 453 12 454 13 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 454 453 126)
(code_label 126 454 127 14 7 (nil) [1 uses])
(note 127 126 128 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 129 128 132 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 140)
(note 132 129 13 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 13 132 455 15 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872924 [0x4002001c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 455 13 456 15 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 456 455 133)
(code_label 133 456 134 16 9 (nil) [1 uses])
(note 134 133 135 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 136 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 136 135 139 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 147)
(note 139 136 14 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 14 139 457 17 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873948 [0x4002041c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 457 14 458 17 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 458 457 140)
(code_label 140 458 141 18 10 (nil) [1 uses])
(note 141 140 142 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 143 142 146 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 154)
(note 146 143 15 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 15 146 459 19 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872944 [0x40020030])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 459 15 460 19 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 460 459 147)
(code_label 147 460 148 20 11 (nil) [1 uses])
(note 148 147 149 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 150 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 150 149 153 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 161)
(note 153 150 16 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 16 153 461 21 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873968 [0x40020430])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 461 16 462 21 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 462 461 154)
(code_label 154 462 155 22 12 (nil) [1 uses])
(note 155 154 156 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 157 156 160 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 168)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 168)
(note 160 157 17 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 17 160 463 23 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872964 [0x40020044])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 463 17 464 23 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 464 463 161)
(code_label 161 464 162 24 13 (nil) [1 uses])
(note 162 161 163 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 24 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 167 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 175)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 175)
(note 167 164 18 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 18 167 465 25 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873988 [0x40020444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 465 18 466 25 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 466 465 168)
(code_label 168 466 169 26 14 (nil) [1 uses])
(note 169 168 170 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 170 169 171 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 171 170 174 26 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 182)
(note 174 171 6 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 6 174 467 27 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872984 [0x40020058])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 467 6 468 27 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 468 467 175)
(code_label 175 468 176 28 15 (nil) [1 uses])
(note 176 175 177 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 178 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 178 177 181 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 189)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 189)
(note 181 178 7 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 7 181 469 29 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073874008 [0x40020458])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 469 7 470 29 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 470 469 182)
(code_label 182 470 183 30 16 (nil) [1 uses])
(note 183 182 184 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 185 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 185 184 188 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 196)
(note 188 185 20 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 20 188 471 31 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873004 [0x4002006c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 471 20 472 31 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 472 471 189)
(code_label 189 472 190 32 17 (nil) [1 uses])
(note 190 189 191 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 192 191 195 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 203)
(note 195 192 8 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 8 195 473 33 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073874028 [0x4002046c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 473 8 474 33 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 474 473 196)
(code_label 196 474 197 34 18 (nil) [1 uses])
(note 197 196 198 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 198 197 199 34 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 199 198 202 34 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 210)
(note 202 199 5 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 5 202 475 35 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873024 [0x40020080])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 475 5 476 35 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 476 475 203)
(code_label 203 476 204 36 19 (nil) [1 uses])
(note 204 203 428 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 428 204 426 36 NOTE_INSN_DELETED)
(insn 426 428 427 36 (set (reg:SI 171)
        (const_int 1073874068 [0x40020494])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 427 426 429 36 (set (reg:SI 172)
        (const_int 1073874048 [0x40020480])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 429 427 477 36 (parallel [
            (set (reg/f:SI 115 [ iftmp.0_4 ])
                (if_then_else:SI (ne (reg/v:SI 135 [ Channel ])
                        (const_int 6 [0x6]))
                    (reg:SI 171)
                    (reg:SI 172)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 1003 {*thumb2_movcond}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 171)
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(jump_insn 477 429 478 36 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 478 477 210)
(code_label 210 478 211 37 20 (nil) [1 uses])
(note 211 210 436 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(note 436 211 434 37 NOTE_INSN_DELETED)
(insn 434 436 435 37 (set (reg:SI 175)
        (const_int 1073873044 [0x40020094])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 435 434 437 37 (set (reg:SI 176)
        (const_int 1073874068 [0x40020494])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 437 435 479 37 (parallel [
            (set (reg/f:SI 115 [ iftmp.0_4 ])
                (if_then_else:SI (eq (reg/v:SI 135 [ Channel ])
                        (const_int 7 [0x7]))
                    (reg:SI 175)
                    (reg:SI 176)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 1003 {*thumb2_movcond}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 175)
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(jump_insn 479 437 480 37 (set (pc)
        (label_ref 215)) 284 {*arm_jump}
     (nil)
 -> 215)
(barrier 480 479 389)
(code_label 389 480 388 38 29 (nil) [1 uses])
(note 388 389 11 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 11 388 215 38 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073874068 [0x40020494])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 215 11 216 39 8 (nil) [15 uses])
(note 216 215 242 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(note 242 216 245 39 NOTE_INSN_DELETED)
(note 245 242 248 39 NOTE_INSN_DELETED)
(note 248 245 258 39 NOTE_INSN_DELETED)
(note 258 248 217 39 NOTE_INSN_DELETED)
(debug_insn 217 258 218 39 (var_location:SI tmp (reg/f:SI 115 [ iftmp.0_4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:9 -1
     (nil))
(debug_insn 218 217 243 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":181:5 -1
     (nil))
(insn 243 218 219 39 (set (reg:SI 155)
        (const_int 1048704 [0x100080])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 728 {*thumb2_movsi_vfp}
     (nil))
(insn 219 243 244 39 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115 [ iftmp.0_4 ]) [1 iftmp.0_4->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":181:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 219 246 39 (set (reg:SI 154)
        (xor:SI (lshiftrt:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 10 [0xa]))
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 321 {*eor_shiftsi}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 246 244 247 39 (set (reg:SI 157)
        (plus:SI (ashift:SI (reg:SI 154)
                (const_int 3 [0x3]))
            (reg/v:SI 135 [ Channel ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 247 246 496 39 (set (reg:SI 158)
        (ashift:SI (reg:SI 157)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 496 247 497 39 (set (reg/f:SI 130 [ _29 ])
        (plus:SI (reg:SI 158)
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 497 496 220 39 (set (reg/f:SI 130 [ _29 ])
        (plus:SI (reg/f:SI 130 [ _29 ])
            (const_int 133120 [0x20800]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (nil))
(insn 220 497 221 39 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":181:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 221 220 222 39 (set (mem/v:SI (reg/f:SI 115 [ iftmp.0_4 ]) [1 iftmp.0_4->CCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":181:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 222 221 223 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":184:5 -1
     (nil))
(insn 223 222 224 39 (set (reg:SI 149)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":184:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 224 223 225 39 (set (mem/v:SI (reg/f:SI 115 [ iftmp.0_4 ]) [1 iftmp.0_4->CCR+0 S4 A32])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":184:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 225 224 227 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":187:5 -1
     (nil))
(insn 227 225 228 39 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ iftmp.0_4 ])
                (const_int 4 [0x4])) [1 iftmp.0_4->CNDTR+0 S4 A32])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":187:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 228 227 230 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":190:5 -1
     (nil))
(insn 230 228 231 39 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ iftmp.0_4 ])
                (const_int 8 [0x8])) [1 iftmp.0_4->CPAR+0 S4 A32])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":190:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 231 230 233 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":193:5 -1
     (nil))
(insn 233 231 234 39 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ iftmp.0_4 ])
                (const_int 12 [0xc])) [1 iftmp.0_4->CMAR+0 S4 A32])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115 [ iftmp.0_4 ])
        (nil)))
(debug_insn 234 233 235 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 235 234 236 39 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 236 235 237 39 (var_location:SI Channel (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 237 236 238 39 (var_location:SI PeriphRequest (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 238 237 239 39 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1406:22 -1
     (nil))
(debug_insn 239 238 240 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:3 -1
     (nil))
(debug_insn 240 239 241 39 (var_location:SI dmamux_ccr_offset (ashift:SI (xor:SI (lshiftrt:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 10 [0xa]))
            (const_int 1048704 [0x100080]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:12 -1
     (nil))
(debug_insn 241 240 250 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 -1
     (nil))
(insn 250 241 251 39 (set (reg:SI 131 [ _30 ])
        (mem/v:SI (reg/f:SI 130 [ _29 ]) [1 _29->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 252 39 (set (reg:SI 132 [ _31 ])
        (and:SI (reg:SI 131 [ _30 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _30 ])
        (nil)))
(insn 252 251 253 39 (set (mem/v:SI (reg/f:SI 130 [ _29 ]) [1 _29->CCR+0 S4 A32])
        (reg:SI 132 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _31 ])
        (expr_list:REG_DEAD (reg/f:SI 130 [ _29 ])
            (nil))))
(debug_insn 253 252 254 39 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 254 253 255 39 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 255 254 256 39 (var_location:SI PeriphRequest (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 256 255 257 39 (var_location:SI dmamux_ccr_offset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 257 256 259 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":198:5 -1
     (nil))
(jump_insn 259 257 260 39 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 135 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 269)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":198:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 269)
(note 260 259 261 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 261 260 262 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":201:7 -1
     (nil))
(debug_insn 262 261 263 40 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":201:7 -1
     (nil))
(debug_insn 263 262 264 40 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1943:22 -1
     (nil))
(debug_insn 264 263 265 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1945:3 -1
     (nil))
(insn 265 264 266 40 (set (reg:SI 160)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1945:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 265 24 40 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1945:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 24 266 481 40 (set (reg:SI 133 [ <retval> ])
        (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1946:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 481 24 482 40 (set (pc)
        (label_ref 382)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1946:1 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 482 481 269)
(code_label 269 482 270 41 21 (nil) [1 uses])
(note 270 269 271 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 271 270 272 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":203:10 -1
     (nil))
(insn 272 271 273 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":203:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 273 272 274 41 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 283)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":203:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 283)
(note 274 273 275 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 275 274 276 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":206:7 -1
     (nil))
(debug_insn 276 275 277 42 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":206:7 -1
     (nil))
(debug_insn 277 276 278 42 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1958:22 -1
     (nil))
(debug_insn 278 277 279 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1960:3 -1
     (nil))
(insn 279 278 280 42 (set (reg:SI 161)
        (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1960:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 280 279 25 42 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1960:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 25 280 483 42 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1961:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 483 25 484 42 (set (pc)
        (label_ref 382)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1961:1 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 484 483 283)
(code_label 283 484 284 43 22 (nil) [1 uses])
(note 284 283 285 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 285 284 286 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":208:10 -1
     (nil))
(insn 286 285 287 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":208:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 287 286 288 43 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":208:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 297)
(note 288 287 289 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 289 288 290 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":211:7 -1
     (nil))
(debug_insn 290 289 291 44 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":211:7 -1
     (nil))
(debug_insn 291 290 292 44 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1973:22 -1
     (nil))
(debug_insn 292 291 293 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1975:3 -1
     (nil))
(insn 293 292 294 44 (set (reg:SI 162)
        (const_int 256 [0x100])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1975:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 26 44 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1975:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 26 294 485 44 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1976:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 485 26 486 44 (set (pc)
        (label_ref 382)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1976:1 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 486 485 297)
(code_label 297 486 298 45 23 (nil) [1 uses])
(note 298 297 299 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 299 298 300 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":213:10 -1
     (nil))
(insn 300 299 301 45 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":213:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 301 300 302 45 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 311)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":213:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 311)
(note 302 301 303 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 303 302 304 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":216:7 -1
     (nil))
(debug_insn 304 303 305 46 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":216:7 -1
     (nil))
(debug_insn 305 304 306 46 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1988:22 -1
     (nil))
(debug_insn 306 305 307 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1990:3 -1
     (nil))
(insn 307 306 308 46 (set (reg:SI 163)
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1990:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 307 27 46 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 163)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1990:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 27 308 487 46 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1991:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 487 27 488 46 (set (pc)
        (label_ref 382)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1991:1 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 488 487 311)
(code_label 311 488 312 47 24 (nil) [1 uses])
(note 312 311 313 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 313 312 314 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":218:10 -1
     (nil))
(insn 314 313 315 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":218:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 315 314 316 47 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":218:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 325)
(note 316 315 317 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 317 316 318 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":221:7 -1
     (nil))
(debug_insn 318 317 319 48 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":221:7 -1
     (nil))
(debug_insn 319 318 320 48 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2003:22 -1
     (nil))
(debug_insn 320 319 321 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2005:3 -1
     (nil))
(insn 321 320 322 48 (set (reg:SI 164)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2005:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 322 321 28 48 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 164)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2005:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 28 322 489 48 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2006:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 489 28 490 48 (set (pc)
        (label_ref 382)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2006:1 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 490 489 325)
(code_label 325 490 326 49 25 (nil) [1 uses])
(note 326 325 327 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 327 326 328 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":224:10 -1
     (nil))
(insn 328 327 329 49 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":224:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 329 328 330 49 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 339)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":224:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 339)
(note 330 329 331 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 331 330 332 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":227:7 -1
     (nil))
(debug_insn 332 331 333 50 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":227:7 -1
     (nil))
(debug_insn 333 332 334 50 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2018:22 -1
     (nil))
(debug_insn 334 333 335 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2020:3 -1
     (nil))
(insn 335 334 336 50 (set (reg:SI 165)
        (const_int 1048576 [0x100000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2020:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 336 335 29 50 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 165)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2020:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 29 336 491 50 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2021:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 491 29 492 50 (set (pc)
        (label_ref 382)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2021:1 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 492 491 339)
(code_label 339 492 340 51 26 (nil) [1 uses])
(note 340 339 341 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":230:10 -1
     (nil))
(insn 342 341 343 51 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":230:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 343 342 344 51 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 353)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":230:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 353)
(note 344 343 345 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 345 344 346 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":233:7 -1
     (nil))
(debug_insn 346 345 347 52 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":233:7 -1
     (nil))
(debug_insn 347 346 348 52 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2034:22 -1
     (nil))
(debug_insn 348 347 349 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2036:3 -1
     (nil))
(insn 349 348 350 52 (set (reg:SI 166)
        (const_int 16777216 [0x1000000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2036:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 349 30 52 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2036:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 30 350 493 52 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2037:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 493 30 494 52 (set (pc)
        (label_ref 382)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2037:1 284 {*arm_jump}
     (nil)
 -> 382)
(barrier 494 493 353)
(code_label 353 494 354 53 27 (nil) [1 uses])
(note 354 353 355 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 355 354 357 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":237:10 -1
     (nil))
(insn 357 355 358 53 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":237:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (nil)))
(jump_insn 358 357 359 53 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 356)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":237:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 356)
(note 359 358 360 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 360 359 361 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":240:7 -1
     (nil))
(debug_insn 361 360 362 54 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":240:7 -1
     (nil))
(debug_insn 362 361 363 54 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2051:22 -1
     (nil))
(debug_insn 363 362 364 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2053:3 -1
     (nil))
(insn 364 363 365 54 (set (reg:SI 167)
        (const_int 268435456 [0x10000000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2053:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 365 364 31 54 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2053:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 31 365 368 54 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2054:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(debug_insn 368 31 369 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":240:7 -1
     (nil))
(debug_insn 369 368 370 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":233:7 -1
     (nil))
(debug_insn 370 369 371 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":227:7 -1
     (nil))
(debug_insn 371 370 372 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":221:7 -1
     (nil))
(debug_insn 372 371 373 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":216:7 -1
     (nil))
(debug_insn 373 372 374 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":211:7 -1
     (nil))
(debug_insn 374 373 375 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":206:7 -1
     (nil))
(debug_insn 375 374 376 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":201:7 -1
     (nil))
(debug_insn 376 375 377 54 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":169:7 -1
     (nil))
(debug_insn 377 376 378 54 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":161:7 -1
     (nil))
(debug_insn 378 377 379 54 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 379 378 382 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":249:3 -1
     (nil))
(code_label 382 379 385 55 1 (nil) [10 uses])
(note 385 382 383 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 383 385 384 55 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":250:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ <retval> ])
        (nil)))
(insn 384 383 522 55 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":250:1 -1
     (nil))
(note 522 384 0 NOTE_INSN_DELETED)

;; Function LL_DMA_Init (LL_DMA_Init, funcdef_no=545, decl_uid=10656, cgraph_uid=549, symbol_order=549)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_DMA_Init

Dataflow summary:
def_info->table_size = 69, use_info->table_size = 101
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r126={1d,2u} r127={1d,2u} r135={2d,3u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,4u} r147={1d,1u} r149={1d,1u} r151={1d,11u} r152={1d,7u} r153={1d,20u} r154={1d,1u} r155={1d,3u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={2d,2u} r171={2d,2u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} 
;;    total ref usage 167{69d,98u,0e} in 125{125 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 126 127 135 136 138 139 141 146 147 149 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 171 173 175 176 178 179 181 182 184 185 186
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 126 127 135 136 138 139 141 146 147 149 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 171 173 175 176 178 179 181 182 184 185 186
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u97(0){ }u98(7){ }u99(13){ }u100(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 132 to worklist
  Adding insn 118 to worklist
  Adding insn 114 to worklist
  Adding insn 93 to worklist
  Adding insn 88 to worklist
  Adding insn 75 to worklist
  Adding insn 61 to worklist
  Adding insn 47 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 131 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 67 to worklist
  Adding insn 53 to worklist
  Adding insn 46 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 4 to worklist
  Adding insn 138 to worklist
  Adding insn 3 to worklist
  Adding insn 137 to worklist
  Adding insn 2 to worklist
  Adding insn 136 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)

Pass 0 for finding pseudo/allocno costs


  r186 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r185 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r184 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r182 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r179 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r178 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r176 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r175 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r173 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r171 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r168 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r166 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r164 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r160 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r158 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r157 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r154 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:175000 VFP_LO_REGS:175000 ALL_REGS:175000 MEM:111000
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000
  r149 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r147 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r127 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r186: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r185: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r184: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r186 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r185 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r184 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r182 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r181 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r179 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r178 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r176 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r175 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r173 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r171 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r169 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r168 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r167 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r166 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r164 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r160 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r158 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r157 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r154 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180000 VFP_LO_REGS:180000 ALL_REGS:180000 MEM:120000
  r152 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r149 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r147 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r127 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 136 to 132 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 r186=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r153=r186                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 137 r185=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   3 r152=r185                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  27 r154=`*.LANCHOR0'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 136 r184=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   2 r151=r184                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 134 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  20 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 127 loc [r153+0x8]|[r153+0xc]|[r153+0x10]   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 128 loc [r153+0x14]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 129 loc r153+0x18                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  21 loc D#1|D#2|[D#3]|[r153+0x1c]|[r153+0x28]:nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  25 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  28 r155=zxn([r154+r152])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  29 r146=r155+r151                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  31 r157=[r153+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  32 r158=[r153+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  33 r156=r157|r158                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  34 r160=[r153+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  35 r159=r156|r160                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  36 r162=[r153+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  37 r161=r159|r162                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  38 r164=[r153+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  39 r163=r161|r164                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  30 r147=[r155+r151]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 25--> b  0: i 139 r169=r147&0xffffffffffff807f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i 140 r169=r169&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  40 r166=[r153+0x1c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 29--> b  0: i  41 r165=r163|r166                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i  42 r168=[r153+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  43 r167=r165|r168                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  46 r149=r167|r169                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  47 [r155+r151]=r149                        :cortex_m4_a*2:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  48 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  49 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  50 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  51 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  53 r126=[r153+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  54 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  55 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  56 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  59 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  61 [r146+0xc]=r126                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  62 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  63 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  64 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  65 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  67 r127=[r153]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  68 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  69 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  70 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  73 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  75 [r146+0x8]=r127                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  76 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  77 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  78 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  79 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  81 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  82 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  83 loc [r153+0x20]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  86 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 39--> b  0: i  88 r139=[r146+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 41--> b  0: i 141 r171=r139 0>>0x10                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 42--> b  0: i 142 r171=r171<<0x10                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 43--> b  0: i 107 r176=0x100080                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 108 r175=r151 0>>0xa^r176                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 46--> b  0: i 110 r178=r175<<0x3+r152                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 47--> b  0: i 111 r179=r178<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 48--> b  0: i 144 r135=r179+0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 49--> b  0: i 145 r135=r135+0x20800                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 50--> b  0: i  91 r173=[r153+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 51--> b  0: i 116 r182=[r153+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 52--> b  0: i  92 r141=r171|r173                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 53--> b  0: i  93 [r146+0x4]=r141                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 53--> b  0: i  94 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i  95 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i  96 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i  97 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i  99 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 100 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 101 loc [r153+0x24]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 104 loc r151 0>>0xa^0x100080<<0x3           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 54--> b  0: i 114 r136=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 55--> b  0: i 131 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 56--> b  0: i 115 r181=r136&0xffffffffffffff00            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 57--> b  0: i 117 r138=r181|r182                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 58--> b  0: i 118 [r135]=r138                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 58--> b  0: i 119 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 58--> b  0: i 120 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 58--> b  0: i 121 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 58--> b  0: i 122 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 58--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 59--> b  0: i 132 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 59
;;   new head = 138
;;   new tail = 132


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_DMA_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r126={1d,2u} r127={1d,2u} r135={2d,3u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,4u} r147={1d,1u} r149={1d,1u} r151={1d,11u} r152={1d,7u} r153={1d,20u} r154={1d,1u} r155={1d,3u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={2d,2u} r171={2d,2u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} 
;;    total ref usage 167{69d,98u,0e} in 125{125 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 44 2 NOTE_INSN_FUNCTION_BEG)
(note 44 5 89 2 NOTE_INSN_DELETED)
(note 89 44 106 2 NOTE_INSN_DELETED)
(note 106 89 109 2 NOTE_INSN_DELETED)
(note 109 106 112 2 NOTE_INSN_DELETED)
(note 112 109 124 2 NOTE_INSN_DELETED)
(note 124 112 138 2 NOTE_INSN_DELETED)
(insn 138 124 4 2 (set (reg:SI 186)
        (reg:SI 2 r2 [ DMA_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":274:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ DMA_InitStruct ])
        (nil)))
(insn 4 138 137 2 (set (reg/v/f:SI 153 [ DMA_InitStruct ])
        (reg:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":274:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
(insn 137 4 3 2 (set (reg:SI 185)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":274:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 3 137 27 2 (set (reg/v:SI 152 [ Channel ])
        (reg:SI 185)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":274:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(insn 27 3 136 2 (set (reg/f:SI 154)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 27 2 2 (set (reg:SI 184)
        (reg:SI 0 r0 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":274:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ DMAx ])
        (nil)))
(insn 2 136 134 2 (set (reg/v/f:SI 151 [ DMAx ])
        (reg:SI 184)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":274:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(debug_insn 134 2 8 2 (var_location:SI D#4 (reg/v/f:SI 151 [ DMAx ])) -1
     (nil))
(debug_insn 8 134 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":276:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":279:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":280:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":281:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":282:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":283:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":284:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":285:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":286:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":287:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI DMAx (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 20 19 127 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 127 20 128 2 (var_location:SI D#1 (ior:SI (ior:SI (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                    (const_int 8 [0x8])) [1 DMA_InitStruct_19(D)->Direction+0 S4 A32])
            (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                    (const_int 12 [0xc])) [1 DMA_InitStruct_19(D)->Mode+0 S4 A32]))
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 16 [0x10])) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":333:10 -1
     (nil))
(debug_insn 128 127 129 2 (var_location:SI D#2 (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
            (const_int 20 [0x14])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":333:10 -1
     (nil))
(debug_insn 129 128 21 2 (var_location:SI D#3 (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
        (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":333:10 -1
     (nil))
(debug_insn 21 129 22 2 (var_location:SI Configuration (ior:SI (ior:SI (ior:SI (ior:SI (debug_expr:SI D#1)
                    (debug_expr:SI D#2))
                (mem:SI (debug_expr:SI D#3) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize+0 S4 A32]))
            (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                    (const_int 28 [0x1c])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize+0 S4 A32]))
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 40 [0x28])) [1 DMA_InitStruct_19(D)->Priority+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":599:22 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":601:3 -1
     (nil))
(debug_insn 25 23 26 2 (var_location:SI dma_base_addr (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":601:12 -1
     (nil))
(debug_insn 26 25 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 -1
     (nil))
(insn 28 26 29 2 (set (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 154)
                    (reg/v:SI 152 [ Channel ])) [0 CHANNEL_OFFSET_TAB[Channel_21(D)]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 154)
        (nil)))
(insn 29 28 31 2 (set (reg/f:SI 146 [ _38 ])
        (plus:SI (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
            (reg/v/f:SI 151 [ DMAx ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 7 {*arm_addsi3}
     (nil))
(insn 31 29 32 2 (set (reg:SI 157 [ DMA_InitStruct_19(D)->Direction ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 8 [0x8])) [1 DMA_InitStruct_19(D)->Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:79 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 158 [ DMA_InitStruct_19(D)->Mode ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 12 [0xc])) [1 DMA_InitStruct_19(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:79 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 2 (set (reg:SI 156)
        (ior:SI (reg:SI 157 [ DMA_InitStruct_19(D)->Direction ])
            (reg:SI 158 [ DMA_InitStruct_19(D)->Mode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:79 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ DMA_InitStruct_19(D)->Mode ])
        (expr_list:REG_DEAD (reg:SI 157 [ DMA_InitStruct_19(D)->Direction ])
            (nil))))
(insn 34 33 35 2 (set (reg:SI 160 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 16 [0x10])) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":302:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 2 (set (reg:SI 159)
        (ior:SI (reg:SI 156)
            (reg:SI 160 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":302:64 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode ])
        (expr_list:REG_DEAD (reg:SI 156)
            (nil))))
(insn 36 35 37 2 (set (reg:SI 162 [ DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 20 [0x14])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":303:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 2 (set (reg:SI 161)
        (ior:SI (reg:SI 159)
            (reg:SI 162 [ DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":303:64 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode ])
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))
(insn 38 37 39 2 (set (reg:SI 164 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 24 [0x18])) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":304:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 30 2 (set (reg:SI 163)
        (ior:SI (reg:SI 161)
            (reg:SI 164 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":304:64 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize ])
        (expr_list:REG_DEAD (reg:SI 161)
            (nil))))
(insn 30 39 139 2 (set (reg:SI 147 [ _39 ])
        (mem/v:SI (plus:SI (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
                (reg/v/f:SI 151 [ DMAx ])) [1 _38->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 30 140 2 (set (reg:SI 169)
        (and:SI (reg:SI 147 [ _39 ])
            (const_int -32641 [0xffffffffffff807f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _39 ])
        (nil)))
(insn 140 139 40 2 (set (reg:SI 169)
        (and:SI (reg:SI 169)
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 90 {*arm_andsi3_insn}
     (nil))
(insn 40 140 41 2 (set (reg:SI 166 [ DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 28 [0x1c])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":305:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 2 (set (reg:SI 165)
        (ior:SI (reg:SI 163)
            (reg:SI 166 [ DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":305:64 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize ])
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))
(insn 42 41 43 2 (set (reg:SI 168 [ DMA_InitStruct_19(D)->Priority ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 40 [0x28])) [1 DMA_InitStruct_19(D)->Priority+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 46 2 (set (reg:SI 167)
        (ior:SI (reg:SI 165)
            (reg:SI 168 [ DMA_InitStruct_19(D)->Priority ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ DMA_InitStruct_19(D)->Priority ])
        (expr_list:REG_DEAD (reg:SI 165)
            (nil))))
(insn 46 43 47 2 (set (reg:SI 149 [ _41 ])
        (ior:SI (reg:SI 167)
            (reg:SI 169))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg:SI 167)
            (nil))))
(insn 47 46 48 2 (set (mem/v:SI (plus:SI (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
                (reg/v/f:SI 151 [ DMAx ])) [1 _38->CCR+0 S4 A32])
        (reg:SI 149 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
        (expr_list:REG_DEAD (reg:SI 149 [ _41 ])
            (nil))))
(debug_insn 48 47 49 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 50 49 51 2 (var_location:SI Configuration (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI dma_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(insn 53 52 54 2 (set (reg:SI 126 [ _14 ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 4 [0x4])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 54 53 55 2 (var_location:SI DMAx (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 55 54 56 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:SI MemoryAddress (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 57 56 58 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1092:22 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1094:3 -1
     (nil))
(debug_insn 59 58 60 2 (var_location:SI dma_base_addr (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1094:12 -1
     (nil))
(debug_insn 60 59 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1095:3 -1
     (nil))
(insn 61 60 62 2 (set (mem/v:SI (plus:SI (reg/f:SI 146 [ _38 ])
                (const_int 12 [0xc])) [1 _38->CMAR+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1095:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(debug_insn 62 61 63 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 63 62 64 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 64 63 65 2 (var_location:SI MemoryAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 65 64 66 2 (var_location:SI dma_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 66 65 67 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(insn 67 66 68 2 (set (reg:SI 127 [ _15 ])
        (mem:SI (reg/v/f:SI 153 [ DMA_InitStruct ]) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 68 67 69 2 (var_location:SI DMAx (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 69 68 70 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 70 69 71 2 (var_location:SI PeriphAddress (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 71 70 72 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1117:22 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1119:3 -1
     (nil))
(debug_insn 73 72 74 2 (var_location:SI dma_base_addr (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1119:12 -1
     (nil))
(debug_insn 74 73 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1120:3 -1
     (nil))
(insn 75 74 76 2 (set (mem/v:SI (plus:SI (reg/f:SI 146 [ _38 ])
                (const_int 8 [0x8])) [1 _38->CPAR+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1120:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(debug_insn 76 75 77 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 78 77 79 2 (var_location:SI PeriphAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 79 78 80 2 (var_location:SI dma_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 80 79 81 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 81 80 82 2 (var_location:SI DMAx (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 82 81 83 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 83 82 84 2 (var_location:SI NbData (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
            (const_int 32 [0x20])) [1 DMA_InitStruct_19(D)->NbData+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 84 83 85 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":997:22 -1
     (nil))
(debug_insn 85 84 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":999:3 -1
     (nil))
(debug_insn 86 85 87 2 (var_location:SI dma_base_addr (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":999:12 -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 -1
     (nil))
(insn 88 87 141 2 (set (reg:SI 139 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 146 [ _38 ])
                (const_int 4 [0x4])) [1 _38->CNDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 88 142 2 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 139 [ _31 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 139 [ _31 ])
        (nil)))
(insn 142 141 107 2 (set (reg:SI 171)
        (ashift:SI (reg:SI 171)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 147 {*arm_shiftsi3}
     (nil))
(insn 107 142 108 2 (set (reg:SI 176)
        (const_int 1048704 [0x100080])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 110 2 (set (reg:SI 175)
        (xor:SI (lshiftrt:SI (reg/v/f:SI 151 [ DMAx ])
                (const_int 10 [0xa]))
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 321 {*eor_shiftsi}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg/v/f:SI 151 [ DMAx ])
            (nil))))
(insn 110 108 111 2 (set (reg:SI 178)
        (plus:SI (ashift:SI (reg:SI 175)
                (const_int 3 [0x3]))
            (reg/v:SI 152 [ Channel ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/v:SI 152 [ Channel ])
            (nil))))
(insn 111 110 144 2 (set (reg:SI 179)
        (ashift:SI (reg:SI 178)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 144 111 145 2 (set (reg/f:SI 135 [ _27 ])
        (plus:SI (reg:SI 179)
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 145 144 91 2 (set (reg/f:SI 135 [ _27 ])
        (plus:SI (reg/f:SI 135 [ _27 ])
            (const_int 133120 [0x20800]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (nil))
(insn 91 145 116 2 (set (reg:SI 173 [ DMA_InitStruct_19(D)->NbData ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 32 [0x20])) [1 DMA_InitStruct_19(D)->NbData+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 91 92 2 (set (reg:SI 182 [ DMA_InitStruct_19(D)->PeriphRequest ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 36 [0x24])) [1 DMA_InitStruct_19(D)->PeriphRequest+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 153 [ DMA_InitStruct ])
        (nil)))
(insn 92 116 93 2 (set (reg:SI 141 [ _33 ])
        (ior:SI (reg:SI 171)
            (reg:SI 173 [ DMA_InitStruct_19(D)->NbData ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ DMA_InitStruct_19(D)->NbData ])
        (expr_list:REG_DEAD (reg:SI 171)
            (nil))))
(insn 93 92 94 2 (set (mem/v:SI (plus:SI (reg/f:SI 146 [ _38 ])
                (const_int 4 [0x4])) [1 _38->CNDTR+0 S4 A32])
        (reg:SI 141 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146 [ _38 ])
        (expr_list:REG_DEAD (reg:SI 141 [ _33 ])
            (nil))))
(debug_insn 94 93 95 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 95 94 96 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 96 95 97 2 (var_location:SI NbData (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 97 96 98 2 (var_location:SI dma_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 98 97 99 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 99 98 100 2 (var_location:SI DMAx (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 100 99 101 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 101 100 102 2 (var_location:SI PeriphRequest (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
            (const_int 36 [0x24])) [1 DMA_InitStruct_19(D)->PeriphRequest+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 102 101 103 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1406:22 -1
     (nil))
(debug_insn 103 102 104 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:3 -1
     (nil))
(debug_insn 104 103 105 2 (var_location:SI dmamux_ccr_offset (ashift:SI (xor:SI (lshiftrt:SI (reg/v/f:SI 151 [ DMAx ])
                (const_int 10 [0xa]))
            (const_int 1048704 [0x100080]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:12 -1
     (nil))
(debug_insn 105 104 114 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 -1
     (nil))
(insn 114 105 131 2 (set (reg:SI 136 [ _28 ])
        (mem/v:SI (reg/f:SI 135 [ _27 ]) [1 _27->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 114 115 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":334:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 115 131 117 2 (set (reg:SI 181)
        (and:SI (reg:SI 136 [ _28 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _28 ])
        (nil)))
(insn 117 115 118 2 (set (reg:SI 138 [ _30 ])
        (ior:SI (reg:SI 181)
            (reg:SI 182 [ DMA_InitStruct_19(D)->PeriphRequest ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ DMA_InitStruct_19(D)->PeriphRequest ])
        (expr_list:REG_DEAD (reg:SI 181)
            (nil))))
(insn 118 117 119 2 (set (mem/v:SI (reg/f:SI 135 [ _27 ]) [1 _27->CCR+0 S4 A32])
        (reg:SI 138 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _30 ])
        (expr_list:REG_DEAD (reg/f:SI 135 [ _27 ])
            (nil))))
(debug_insn 119 118 120 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 120 119 121 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 121 120 122 2 (var_location:SI PeriphRequest (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 122 121 123 2 (var_location:SI dmamux_ccr_offset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 123 122 132 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":333:3 -1
     (nil))
(insn 132 123 146 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":334:1 -1
     (nil))
(note 146 132 0 NOTE_INSN_DELETED)

;; Function LL_DMA_StructInit (LL_DMA_StructInit, funcdef_no=546, decl_uid=10661, cgraph_uid=550, symbol_order=550)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:22000 CALLER_SAVE_REGS:22000 EVEN_REG:22000 GENERAL_REGS:22000 VFP_D0_D7_REGS:179000 VFP_LO_REGS:179000 ALL_REGS:179000 MEM:115000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:175000 VFP_LO_REGS:175000 ALL_REGS:175000 MEM:111000


Pass 1 for finding pseudo/allocno costs

    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:22000 CALLER_SAVE_REGS:22000 EVEN_REG:22000 GENERAL_REGS:22000 VFP_D0_D7_REGS:180000 VFP_LO_REGS:180000 ALL_REGS:180000 MEM:120000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180000 VFP_LO_REGS:180000 ALL_REGS:180000 MEM:120000

;;   ======================================================
;;   -- basic block 2 from 41 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r125=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r125                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 [r113]=r114                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 [r113+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 [r113+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 [r113+0x10]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 [r113+0x14]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  26 [r113+0x18]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  29 [r113+0x1c]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  32 [r113+0x20]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  35 [r113+0x24]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  38 [r113+0x28]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 6
;;   new tail = 38


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_DMA_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,11u} r114={1d,11u} r125={1d,1u} 
;;    total ref usage 59{28d,31u,0e} in 25{25 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 41 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":344:3 -1
     (nil))
(insn 41 6 2 2 (set (reg:SI 125)
        (reg:SI 0 r0 [ DMA_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":342:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ DMA_InitStruct ])
        (nil)))
(insn 2 41 7 2 (set (reg/v/f:SI 113 [ DMA_InitStruct ])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":342:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":344:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ DMA_InitStruct ]) [1 DMA_InitStruct_2(D)->PeriphOrM2MSrcAddress+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":344:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":345:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 4 [0x4])) [1 DMA_InitStruct_2(D)->MemoryOrM2MDstAddress+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":345:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":346:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 8 [0x8])) [1 DMA_InitStruct_2(D)->Direction+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":346:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":347:3 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 12 [0xc])) [1 DMA_InitStruct_2(D)->Mode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":347:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":348:3 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 16 [0x10])) [1 DMA_InitStruct_2(D)->PeriphOrM2MSrcIncMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":348:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":349:3 -1
     (nil))
(insn 23 21 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 20 [0x14])) [1 DMA_InitStruct_2(D)->MemoryOrM2MDstIncMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":349:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":350:3 -1
     (nil))
(insn 26 24 27 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 24 [0x18])) [1 DMA_InitStruct_2(D)->PeriphOrM2MSrcDataSize+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":350:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":351:3 -1
     (nil))
(insn 29 27 30 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 28 [0x1c])) [1 DMA_InitStruct_2(D)->MemoryOrM2MDstDataSize+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":351:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 29 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":352:3 -1
     (nil))
(insn 32 30 33 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 32 [0x20])) [1 DMA_InitStruct_2(D)->NbData+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":352:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":353:3 -1
     (nil))
(insn 35 33 36 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 36 [0x24])) [1 DMA_InitStruct_2(D)->PeriphRequest+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":353:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":354:3 -1
     (nil))
(insn 38 36 42 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 40 [0x28])) [1 DMA_InitStruct_2(D)->Priority+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":354:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ DMA_InitStruct ])
            (nil))))
(note 42 38 0 NOTE_INSN_DELETED)
