{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Handwritten digits recognition (using Convolutional Neural Network)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "> - ü§ñ See [full list of Machine Learning Experiments](https://github.com/trekhleb/machine-learning-experiments) on **GitHub**<br/><br/>\n",
    "> - ‚ñ∂Ô∏è **Interactive Demo**: [try this model and other machine learning experiments in action](https://trekhleb.github.io/machine-learning-experiments/)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Experiment overview"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In this experiment we will build a [Convolutional Neural Network](https://en.wikipedia.org/wiki/Convolutional_neural_network) (CNN) model using [Tensorflow](https://www.tensorflow.org/) to recognize handwritten digits.\n",
    "\n",
    "A **convolutional neural network** (CNN, or ConvNet) is a Deep Learning algorithm which can take in an input image, assign importance (learnable weights and biases) to various aspects/objects in the image and be able to differentiate one from the other.\n",
    "\n",
    "![digits_recognition_cnn.png](../../demos/src/images/digits_recognition_cnn.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Import dependencies\n",
    "\n",
    "- [tensorflow](https://www.tensorflow.org/) - for developing and training ML models.\n",
    "- [matplotlib](https://matplotlib.org/) - for plotting the data.\n",
    "- [seaborn](https://seaborn.pydata.org/index.html) - for plotting confusion matrix.\n",
    "- [numpy](https://numpy.org/) - for linear algebra operations.\n",
    "- [pandas](https://pandas.pydata.org/) - for displaying training/test data in a table.\n",
    "- [math](https://docs.python.org/3/library/math.html) - for calculating square roots etc.\n",
    "- [datetime](https://docs.python.org/3.8/library/datetime.html) - for generating a logs folder names."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Selecting Tensorflow version v2 (the command is relevant for Colab only).\n",
    "%tensorflow_version 2.x"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-07-07 17:52:18.012776: I tensorflow/core/util/port.cc:110] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2023-07-07 17:52:18.043328: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2023-07-07 17:52:18.178786: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2023-07-07 17:52:18.179539: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 AVX512F AVX512_VNNI FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2023-07-07 17:52:18.892277: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Python version: 3.10.9\n",
      "Tensorflow version: 2.12.0\n",
      "Keras version: 2.12.0\n"
     ]
    }
   ],
   "source": [
    "import tensorflow as tf\n",
    "import matplotlib.pyplot as plt\n",
    "import seaborn as sn\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "import math\n",
    "import datetime\n",
    "import platform\n",
    "\n",
    "print('Python version:', platform.python_version())\n",
    "print('Tensorflow version:', tf.__version__)\n",
    "print('Keras version:', tf.keras.__version__)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Configuring Tensorboard\n",
    "\n",
    "We will use [Tensorboard](https://www.tensorflow.org/tensorboard) to debug the model later."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Load the TensorBoard notebook extension.\n",
    "# %reload_ext tensorboard\n",
    "%load_ext tensorboard"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Clear any logs from previous runs.\n",
    "!rm -rf ./.logs/"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Load the data\n",
    "\n",
    "The **training** dataset consists of 60000 28x28px images of hand-written digits from `0` to `9`.\n",
    "\n",
    "The **test** dataset consists of 10000 28x28px images."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "mnist_dataset = tf.keras.datasets.mnist\n",
    "(x_train, y_train), (x_test, y_test) = mnist_dataset.load_data()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "x_train: (60000, 28, 28)\n",
      "y_train: (60000,)\n",
      "x_test: (10000, 28, 28)\n",
      "y_test: (10000,)\n"
     ]
    }
   ],
   "source": [
    "print('x_train:', x_train.shape)\n",
    "print('y_train:', y_train.shape)\n",
    "print('x_test:', x_test.shape)\n",
    "print('y_test:', y_test.shape)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "IMAGE_WIDTH: 28\n",
      "IMAGE_HEIGHT: 28\n",
      "IMAGE_CHANNELS: 1\n"
     ]
    }
   ],
   "source": [
    "# Save image parameters to the constants that we will use later for data re-shaping and for model traning.\n",
    "(_, IMAGE_WIDTH, IMAGE_HEIGHT) = x_train.shape\n",
    "IMAGE_CHANNELS = 1\n",
    "\n",
    "print('IMAGE_WIDTH:', IMAGE_WIDTH);\n",
    "print('IMAGE_HEIGHT:', IMAGE_HEIGHT);\n",
    "print('IMAGE_CHANNELS:', IMAGE_CHANNELS);"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Explore the data\n",
    "\n",
    "Here is how each image in the dataset looks like. It is a 28x28 matrix of integers (from `0` to `255`). Each integer represents a color of a pixel."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>0</th>\n",
       "      <th>1</th>\n",
       "      <th>2</th>\n",
       "      <th>3</th>\n",
       "      <th>4</th>\n",
       "      <th>5</th>\n",
       "      <th>6</th>\n",
       "      <th>7</th>\n",
       "      <th>8</th>\n",
       "      <th>9</th>\n",
       "      <th>...</th>\n",
       "      <th>18</th>\n",
       "      <th>19</th>\n",
       "      <th>20</th>\n",
       "      <th>21</th>\n",
       "      <th>22</th>\n",
       "      <th>23</th>\n",
       "      <th>24</th>\n",
       "      <th>25</th>\n",
       "      <th>26</th>\n",
       "      <th>27</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>175</td>\n",
       "      <td>26</td>\n",
       "      <td>166</td>\n",
       "      <td>255</td>\n",
       "      <td>247</td>\n",
       "      <td>127</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>30</td>\n",
       "      <td>36</td>\n",
       "      <td>...</td>\n",
       "      <td>225</td>\n",
       "      <td>172</td>\n",
       "      <td>253</td>\n",
       "      <td>242</td>\n",
       "      <td>195</td>\n",
       "      <td>64</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>49</td>\n",
       "      <td>238</td>\n",
       "      <td>253</td>\n",
       "      <td>...</td>\n",
       "      <td>93</td>\n",
       "      <td>82</td>\n",
       "      <td>82</td>\n",
       "      <td>56</td>\n",
       "      <td>39</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>18</td>\n",
       "      <td>219</td>\n",
       "      <td>253</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>80</td>\n",
       "      <td>156</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>14</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>25</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>150</td>\n",
       "      <td>27</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>253</td>\n",
       "      <td>187</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>253</td>\n",
       "      <td>249</td>\n",
       "      <td>64</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>253</td>\n",
       "      <td>207</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>250</td>\n",
       "      <td>182</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>78</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>23</td>\n",
       "      <td>66</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>18</td>\n",
       "      <td>171</td>\n",
       "      <td>219</td>\n",
       "      <td>253</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>55</td>\n",
       "      <td>172</td>\n",
       "      <td>226</td>\n",
       "      <td>253</td>\n",
       "      <td>253</td>\n",
       "      <td>253</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>136</td>\n",
       "      <td>253</td>\n",
       "      <td>253</td>\n",
       "      <td>253</td>\n",
       "      <td>212</td>\n",
       "      <td>135</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>...</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>28 rows √ó 28 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "    0   1   2   3    4    5    6    7    8    9   ...   18   19   20   21  \\\n",
       "0    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "1    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "2    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "3    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "4    0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "5    0   0   0   0    0    0    0    0    0    0  ...  175   26  166  255   \n",
       "6    0   0   0   0    0    0    0    0   30   36  ...  225  172  253  242   \n",
       "7    0   0   0   0    0    0    0   49  238  253  ...   93   82   82   56   \n",
       "8    0   0   0   0    0    0    0   18  219  253  ...    0    0    0    0   \n",
       "9    0   0   0   0    0    0    0    0   80  156  ...    0    0    0    0   \n",
       "10   0   0   0   0    0    0    0    0    0   14  ...    0    0    0    0   \n",
       "11   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "12   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "13   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "14   0   0   0   0    0    0    0    0    0    0  ...   25    0    0    0   \n",
       "15   0   0   0   0    0    0    0    0    0    0  ...  150   27    0    0   \n",
       "16   0   0   0   0    0    0    0    0    0    0  ...  253  187    0    0   \n",
       "17   0   0   0   0    0    0    0    0    0    0  ...  253  249   64    0   \n",
       "18   0   0   0   0    0    0    0    0    0    0  ...  253  207    2    0   \n",
       "19   0   0   0   0    0    0    0    0    0    0  ...  250  182    0    0   \n",
       "20   0   0   0   0    0    0    0    0    0    0  ...   78    0    0    0   \n",
       "21   0   0   0   0    0    0    0    0   23   66  ...    0    0    0    0   \n",
       "22   0   0   0   0    0    0   18  171  219  253  ...    0    0    0    0   \n",
       "23   0   0   0   0   55  172  226  253  253  253  ...    0    0    0    0   \n",
       "24   0   0   0   0  136  253  253  253  212  135  ...    0    0    0    0   \n",
       "25   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "26   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "27   0   0   0   0    0    0    0    0    0    0  ...    0    0    0    0   \n",
       "\n",
       "     22   23  24  25  26  27  \n",
       "0     0    0   0   0   0   0  \n",
       "1     0    0   0   0   0   0  \n",
       "2     0    0   0   0   0   0  \n",
       "3     0    0   0   0   0   0  \n",
       "4     0    0   0   0   0   0  \n",
       "5   247  127   0   0   0   0  \n",
       "6   195   64   0   0   0   0  \n",
       "7    39    0   0   0   0   0  \n",
       "8     0    0   0   0   0   0  \n",
       "9     0    0   0   0   0   0  \n",
       "10    0    0   0   0   0   0  \n",
       "11    0    0   0   0   0   0  \n",
       "12    0    0   0   0   0   0  \n",
       "13    0    0   0   0   0   0  \n",
       "14    0    0   0   0   0   0  \n",
       "15    0    0   0   0   0   0  \n",
       "16    0    0   0   0   0   0  \n",
       "17    0    0   0   0   0   0  \n",
       "18    0    0   0   0   0   0  \n",
       "19    0    0   0   0   0   0  \n",
       "20    0    0   0   0   0   0  \n",
       "21    0    0   0   0   0   0  \n",
       "22    0    0   0   0   0   0  \n",
       "23    0    0   0   0   0   0  \n",
       "24    0    0   0   0   0   0  \n",
       "25    0    0   0   0   0   0  \n",
       "26    0    0   0   0   0   0  \n",
       "27    0    0   0   0   0   0  \n",
       "\n",
       "[28 rows x 28 columns]"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "pd.DataFrame(x_train[0])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This matrix of numbers may be drawn as follows: "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAaEAAAGdCAYAAAC7EMwUAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAAAaaElEQVR4nO3dfWyV9f3/8dfh7gjs9LgG23MqtWkMbhMIGzcrMrnzOzqajIm4BHVxdH8QmAVDgBlZs9DdhBoMxGxVlrkFIYqSGHAYiFgCLRKGqaQExhxBKaOGdg2dnFMra4d8fn8Qzs9DK/g5nsO7p30+kpPY65w318fLK31yeU6vBpxzTgAAGBhkvQAAwMBFhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgJkh1gu43pUrV3T+/HmFQiEFAgHr5QAAPDnn1NHRoYKCAg0adONrnT4XofPnz6uwsNB6GQCAr6i5uVmjR4++4Wv6XIRCoZCkq4vPyckxXg0AwFc8HldhYWHi+/mNZCxCL7zwgp599lm1tLRo7Nixeu655zR9+vSbzl37X3A5OTlECACy2Jd5SyUjH0zYvn27VqxYocrKSjU2Nmr69OkqKyvTuXPnMrE7AECWCmTiLtolJSWaOHGiNm3alNj2rW99S/Pnz1d1dfUNZ+PxuMLhsGKxGFdCAJCFfL6Pp/1KqLu7W0ePHlVpaWnS9tLSUh0+fLjH67u6uhSPx5MeAICBIe0RunDhgj777DPl5+cnbc/Pz1dra2uP11dXVyscDicefDIOAAaOjP2w6vVvSDnnen2Tas2aNYrFYolHc3NzppYEAOhj0v7puFGjRmnw4ME9rnra2tp6XB1JUjAYVDAYTPcyAABZIO1XQsOGDdOkSZNUW1ubtL22tlbTpk1L9+4AAFksIz8ntHLlSj3++OOaPHmy7rvvPv3pT3/SuXPntHTp0kzsDgCQpTISoYULF6q9vV2/+c1v1NLSonHjxmnPnj0qKirKxO4AAFkqIz8n9FXwc0IAkN1Mf04IAIAviwgBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADAzxHoBQF/y2Wefec/EYrEMrCQ9ampqUpr79NNPvWdOnTrlPfP88897z6xevdp75tVXX/WekaTbbrvNe+bpp5/2nlm7dq33TH/BlRAAwAwRAgCYSXuEqqqqFAgEkh6RSCTduwEA9AMZeU9o7Nix2rdvX+LrwYMHZ2I3AIAsl5EIDRkyhKsfAMBNZeQ9odOnT6ugoEDFxcV65JFHdObMmS98bVdXl+LxeNIDADAwpD1CJSUl2rp1q/bu3asXX3xRra2tmjZtmtrb23t9fXV1tcLhcOJRWFiY7iUBAPqotEeorKxMDz/8sMaPH6/vf//72r17tyRpy5Ytvb5+zZo1isViiUdzc3O6lwQA6KMy/sOqI0eO1Pjx43X69Olenw8GgwoGg5leBgCgD8r4zwl1dXXp/fffVzQazfSuAABZJu0RWr16terr69XU1KR3331XP/7xjxWPx7Vo0aJ07woAkOXS/r/jPvroIz366KO6cOGC7rjjDk2dOlVHjhxRUVFRuncFAMhyaY/Qa6+9lu4/En3UuXPnvGe6u7u9Zw4fPuw9c+jQIe8ZSbp48aL3zOuvv57SvvqbVD7Zunz5cu+ZnTt3es+EQiHvGUmaMGGC98zMmTNT2tdAxb3jAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzGf+lduj7GhsbU5p74IEHvGdisVhK+8KtNXjwYO+Z3/3ud94zI0eO9J75yU9+4j1TUFDgPSNJX//6171nvvGNb6S0r4GKKyEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCY4S7aUFFRUUpzo0aN8p7hLtpXlZSUeM+kckfnAwcOeM9I0rBhw7xnHn/88ZT2hYGNKyEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAw3MIVyc3NTmnv22We9Z958803vme985zveM08++aT3TKq+/e1ve8/s27fPe2bkyJHeM3//+9+9ZyTp97//fUpzgC+uhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAMwHnnLNexOfF43GFw2HFYjHl5ORYLwdpFo/HvWdCoZD3zJIlS7xnJOnPf/6z98zLL7/sPfPYY495zwDZwuf7OFdCAAAzRAgAYMY7QgcPHtS8efNUUFCgQCCgN954I+l555yqqqpUUFCg4cOHa9asWTp58mS61gsA6Ee8I9TZ2akJEyaopqam1+fXr1+vjRs3qqamRg0NDYpEIpozZ446Ojq+8mIBAP2L929WLSsrU1lZWa/POef03HPPqbKyUgsWLJAkbdmyRfn5+dq2bVvKbxYDAPqntL4n1NTUpNbWVpWWlia2BYNBzZw5U4cPH+51pqurS/F4POkBABgY0hqh1tZWSVJ+fn7S9vz8/MRz16uurlY4HE48CgsL07kkAEAflpFPxwUCgaSvnXM9tl2zZs0axWKxxKO5uTkTSwIA9EHe7wndSCQSkXT1iigajSa2t7W19bg6uiYYDCoYDKZzGQCALJHWK6Hi4mJFIhHV1tYmtnV3d6u+vl7Tpk1L564AAP2A95XQJ598og8++CDxdVNTk44dO6bc3FzdddddWrFihdatW6cxY8ZozJgxWrdunUaMGMFtSgAAPXhH6L333tPs2bMTX69cuVKStGjRIr300kt66qmndOnSJT3xxBP6+OOPVVJSorfffjul+38BAPo3bmCKfukXv/hFSnMbNmzwnpk1a5b3zL59+7xnBg3iLlvIDtzAFACQFYgQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGAmrb9ZFegrqqqqUpo7evSo90xdXZ33TCp30S4tLfWeAfo6roQAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADMB55yzXsTnxeNxhcNhxWIx5eTkWC8HA8yHH37oPTNx4kTvmdtvv917Zvbs2d4zkydP9p6RpIqKCu+ZQCCQ0r7Q//h8H+dKCABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwM8R6AUBfcvfdd3vPvPTSS94zP/vZz7xntm7dektmJKmzs9N75qc//an3TDQa9Z5B/8KVEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABgJuCcc9aL+Lx4PK5wOKxYLKacnBzr5QAZceLECe+ZVatWec/s27fPeyZVS5cu9Z6prKz0nrnzzju9Z3Br+Xwf50oIAGCGCAEAzHhH6ODBg5o3b54KCgoUCAT0xhtvJD1fXl6uQCCQ9Jg6dWq61gsA6Ee8I9TZ2akJEyaopqbmC18zd+5ctbS0JB579uz5SosEAPRP3r9ZtaysTGVlZTd8TTAYVCQSSXlRAICBISPvCdXV1SkvL0/33HOPFi9erLa2ti98bVdXl+LxeNIDADAwpD1CZWVleuWVV7R//35t2LBBDQ0NeuCBB9TV1dXr66urqxUOhxOPwsLCdC8JANBHef/vuJtZuHBh4p/HjRunyZMnq6ioSLt379aCBQt6vH7NmjVauXJl4ut4PE6IAGCASHuErheNRlVUVKTTp0/3+nwwGFQwGMz0MgAAfVDGf06ovb1dzc3Nikajmd4VACDLeF8JffLJJ/rggw8SXzc1NenYsWPKzc1Vbm6uqqqq9PDDDysajers2bP65S9/qVGjRumhhx5K68IBANnPO0LvvfeeZs+enfj62vs5ixYt0qZNm3TixAlt3bpVFy9eVDQa1ezZs7V9+3aFQqH0rRoA0C9wA1MgS1y8eNF75s0330xpX+Xl5d4zqXwr+b//+z/vmdraWu8Z3FrcwBQAkBWIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghrtoA+ghld92/L///c97ZujQod4ze/fu9Z6ZNWuW9wxSx120AQBZgQgBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwM8R6AcBAdPz4ce+Z119/3XumoaHBe0ZK7Wakqbj33nu9Z2bMmJGBlcAKV0IAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBluYAp8zqlTp7xn/vCHP3jP7Nixw3umtbXVe+ZWGjLE/9tJNBr1nhk0iL879yf81wQAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzHADU/R5qdy4c9u2bSntq6amxnvm7NmzKe2rL5syZYr3TGVlpffMj370I+8Z9C9cCQEAzBAhAIAZrwhVV1drypQpCoVCysvL0/z583v8/hXnnKqqqlRQUKDhw4dr1qxZOnnyZFoXDQDoH7wiVF9fr4qKCh05ckS1tbW6fPmySktL1dnZmXjN+vXrtXHjRtXU1KihoUGRSERz5sxRR0dH2hcPAMhuXh9MeOutt5K+3rx5s/Ly8nT06FHNmDFDzjk999xzqqys1IIFCyRJW7ZsUX5+vrZt26YlS5akb+UAgKz3ld4TisVikqTc3FxJUlNTk1pbW1VaWpp4TTAY1MyZM3X48OFe/4yuri7F4/GkBwBgYEg5Qs45rVy5Uvfff7/GjRsn6f9/lDY/Pz/ptfn5+V/4Mdvq6mqFw+HEo7CwMNUlAQCyTMoRWrZsmY4fP65XX321x3OBQCDpa+dcj23XrFmzRrFYLPFobm5OdUkAgCyT0g+rLl++XLt27dLBgwc1evToxPZIJCLp6hVRNBpNbG9ra+txdXRNMBhUMBhMZRkAgCzndSXknNOyZcu0Y8cO7d+/X8XFxUnPFxcXKxKJqLa2NrGtu7tb9fX1mjZtWnpWDADoN7yuhCoqKrRt2zb99a9/VSgUSrzPEw6HNXz4cAUCAa1YsULr1q3TmDFjNGbMGK1bt04jRozQY489lpF/AQBA9vKK0KZNmyRJs2bNStq+efNmlZeXS5KeeuopXbp0SU888YQ+/vhjlZSU6O2331YoFErLggEA/UfAOeesF/F58Xhc4XBYsVhMOTk51svBDfz73//2nknl7hnLli3znvnnP//pPdPXlZSUeM889dRTKe3rwQcf9J4ZNIi7gOEqn+/jnDUAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwk9JvVkXf9Z///Md7ZsmSJSnt69ixY94zH374YUr76su+973vec+sWrXKe+YHP/iB98zw4cO9Z4BbiSshAIAZIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMNzC9Rd59913vmfXr13vPNDQ0eM989NFH3jN93YgRI1Kae/LJJ71nKisrvWdGjhzpPQP0R1wJAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmuIHpLbJz585bMnMr3Xvvvd4z8+bN854ZPHiw98zq1au9ZyTp9ttvT2kOQGq4EgIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzAScc856EZ8Xj8cVDocVi8WUk5NjvRwAgCef7+NcCQEAzBAhAIAZrwhVV1drypQpCoVCysvL0/z583Xq1Kmk15SXlysQCCQ9pk6dmtZFAwD6B68I1dfXq6KiQkeOHFFtba0uX76s0tJSdXZ2Jr1u7ty5amlpSTz27NmT1kUDAPoHr9+s+tZbbyV9vXnzZuXl5eno0aOaMWNGYnswGFQkEknPCgEA/dZXek8oFotJknJzc5O219XVKS8vT/fcc48WL16stra2L/wzurq6FI/Hkx4AgIEh5Y9oO+f04IMP6uOPP9Y777yT2L59+3Z97WtfU1FRkZqamvSrX/1Kly9f1tGjRxUMBnv8OVVVVfr1r3/dYzsf0QaA7OTzEe2UI1RRUaHdu3fr0KFDGj169Be+rqWlRUVFRXrttde0YMGCHs93dXWpq6srafGFhYVECACylE+EvN4Tumb58uXatWuXDh48eMMASVI0GlVRUZFOnz7d6/PBYLDXKyQAQP/nFSHnnJYvX66dO3eqrq5OxcXFN51pb29Xc3OzotFoyosEAPRPXh9MqKio0Msvv6xt27YpFAqptbVVra2tunTpkiTpk08+0erVq/W3v/1NZ8+eVV1dnebNm6dRo0bpoYceysi/AAAge3m9JxQIBHrdvnnzZpWXl+vSpUuaP3++GhsbdfHiRUWjUc2ePVu//e1vVVhY+KX2wb3jACC7Zew9oZv1avjw4dq7d6/PHwkAGMC4dxwAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMAMEQIAmCFCAAAzRAgAYIYIAQDMECEAgBkiBAAwQ4QAAGaIEADADBECAJghQgAAM0QIAGCGCAEAzBAhAIAZIgQAMEOEAABmiBAAwMwQ6wVczzknSYrH48YrAQCk4tr372vfz2+kz0Woo6NDklRYWGi8EgDAV9HR0aFwOHzD1wTcl0nVLXTlyhWdP39eoVBIgUAg6bl4PK7CwkI1NzcrJyfHaIX2OA5XcRyu4jhcxXG4qi8cB+ecOjo6VFBQoEGDbvyuT5+7Eho0aJBGjx59w9fk5OQM6JPsGo7DVRyHqzgOV3EcrrI+Dje7ArqGDyYAAMwQIQCAmayKUDAY1Nq1axUMBq2XYorjcBXH4SqOw1Uch6uy7Tj0uQ8mAAAGjqy6EgIA9C9ECABghggBAMwQIQCAmayK0AsvvKDi4mLddtttmjRpkt555x3rJd1SVVVVCgQCSY9IJGK9rIw7ePCg5s2bp4KCAgUCAb3xxhtJzzvnVFVVpYKCAg0fPlyzZs3SyZMnbRabQTc7DuXl5T3Oj6lTp9osNkOqq6s1ZcoUhUIh5eXlaf78+Tp16lTSawbC+fBljkO2nA9ZE6Ht27drxYoVqqysVGNjo6ZPn66ysjKdO3fOemm31NixY9XS0pJ4nDhxwnpJGdfZ2akJEyaopqam1+fXr1+vjRs3qqamRg0NDYpEIpozZ07iPoT9xc2OgyTNnTs36fzYs2fPLVxh5tXX16uiokJHjhxRbW2tLl++rNLSUnV2diZeMxDOhy9zHKQsOR9clvjud7/rli5dmrTtm9/8pnv66aeNVnTrrV271k2YMMF6GaYkuZ07dya+vnLliotEIu6ZZ55JbPvvf//rwuGw++Mf/2iwwlvj+uPgnHOLFi1yDz74oMl6rLS1tTlJrr6+3jk3cM+H64+Dc9lzPmTFlVB3d7eOHj2q0tLSpO2lpaU6fPiw0apsnD59WgUFBSouLtYjjzyiM2fOWC/JVFNTk1pbW5POjWAwqJkzZw64c0OS6urqlJeXp3vuuUeLFy9WW1ub9ZIyKhaLSZJyc3MlDdzz4frjcE02nA9ZEaELFy7os88+U35+ftL2/Px8tba2Gq3q1ispKdHWrVu1d+9evfjii2ptbdW0adPU3t5uvTQz1/77D/RzQ5LKysr0yiuvaP/+/dqwYYMaGhr0wAMPqKury3ppGeGc08qVK3X//fdr3Lhxkgbm+dDbcZCy53zoc3fRvpHrf7WDc67Htv6srKws8c/jx4/Xfffdp7vvvltbtmzRypUrDVdmb6CfG5K0cOHCxD+PGzdOkydPVlFRkXbv3q0FCxYYriwzli1bpuPHj+vQoUM9nhtI58MXHYdsOR+y4kpo1KhRGjx4cI+/ybS1tfX4G89AMnLkSI0fP16nT5+2XoqZa58O5NzoKRqNqqioqF+eH8uXL9euXbt04MCBpF/9MtDOhy86Dr3pq+dDVkRo2LBhmjRpkmpra5O219bWatq0aUarstfV1aX3339f0WjUeilmiouLFYlEks6N7u5u1dfXD+hzQ5La29vV3Nzcr84P55yWLVumHTt2aP/+/SouLk56fqCcDzc7Dr3ps+eD4YcivLz22mtu6NCh7i9/+Yv7xz/+4VasWOFGjhzpzp49a720W2bVqlWurq7OnTlzxh05csT98Ic/dKFQqN8fg46ODtfY2OgaGxudJLdx40bX2Njo/vWvfznnnHvmmWdcOBx2O3bscCdOnHCPPvqoi0ajLh6PG688vW50HDo6OtyqVavc4cOHXVNTkztw4IC777773J133tmvjsPPf/5zFw6HXV1dnWtpaUk8Pv3008RrBsL5cLPjkE3nQ9ZEyDnnnn/+eVdUVOSGDRvmJk6cmPRxxIFg4cKFLhqNuqFDh7qCggK3YMECd/LkSetlZdyBAwecpB6PRYsWOeeufix37dq1LhKJuGAw6GbMmOFOnDhhu+gMuNFx+PTTT11paam744473NChQ91dd93lFi1a5M6dO2e97LTq7d9fktu8eXPiNQPhfLjZccim84Ff5QAAMJMV7wkBAPonIgQAMEOEAABmiBAAwAwRAgCYIUIAADNECABghggBAMwQIQCAGSIEADBDhAAAZogQAMDM/wNrWGQKV9OZ3gAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.imshow(x_train[0], cmap=plt.cm.binary)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's print some more training examples to get the feeling of how the digits were written."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAxoAAAMpCAYAAACDrkVRAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAABsTklEQVR4nO3deZzN9f///8fYl2bGEjKMJWTflUjJ2oKIiDYU5Z01UWgTolTepd4UlTXhXVkqJelte6PGMkWyVbbGHmYskZnz++P7y6fXeTx7z2uO5zmvc+bcrpdLfzzvl+d5nUf1dM48vOb5esb4fD6fAAAAAIBFObwuAAAAAED2Q6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBdLjeTMjIyJCUlRWJjYyUmJibYNSEC+Hw+SUtLk4SEBMmRI7j9KusP/kK5/kRYg3Bi/cFrfAfDS1lZf64ajZSUFElMTLRSHLKX/fv3S+nSpYP6Hqw//J1QrD8R1iDMWH/wGt/B8JKb9eeq0YiNjb10wbi4uMuvDBEvNTVVEhMTL62NYGL9wV8o158IaxBOrD94je9geCkr689Vo/HnrbK4uDgWGRxCcRuV9Ye/E6rb+KxBmLD+4DW+g+ElN+uPzeAAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdbm8LgDA5dm4caPK3nzzTZXNmDHDMe7evbua079/f5XVq1fvMqoDAADRijsaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYx2bwv0hPT1fZqVOnArqWaTPu2bNnHeMdO3aoOf/6179UNmTIEJV98MEHjnG+fPnUnGHDhqnsueee08UiYiQnJ6usZcuWKktNTVVZTEyMYzxz5kw1Z9GiRSr77bffslAhYN/y5ctVdu+99zrGK1euVHMqV64ctJoQ+caMGaOyZ599VmU+n09lK1ascIybNm1qrS4gO+GOBgAAAADraDQAAAAAWEejAQAAAMC6iN+jsW/fPpVduHDBMV67dq2as2bNGpWdPHlSZR9++GHgxWUiMTFRZaYD0xYsWKCy2NhYx7h27dpqDr8zGvm+/fZbx7hTp05qjmkfkf9+DBGRuLg4xzhPnjxqzrFjx1S2bt06ldWvXz/Ta+HvrVq1SmXHjx93jO+8885QlRP2kpKSVNagQQMPKkEkmz59umP84osvqjk5c+ZUmWn/pukzFoDGHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyLqM3gmzdvVlnz5s1VFughe8Hmv8nMdFhQwYIFVeZ/MJWISEJCgmNcuHBhNYfDqsKX/+GNIiKbNm1S2X333ecYp6SkBPyelSpVcoyfeOIJNefuu+9W2Q033KAy/7U7YsSIgOuKRv6HfYmI7Nq1yzGO1s3gGRkZKvvll19U5v8gENOhasBf7d271zE+f/68R5UgHH3zzTcqmzVrlmNsepDH1q1bXV3/1VdfdYz9f44TEVm9erXK7r//fpU1bNjQ1XuGA+5oAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgXURtBi9btqzKrrzySpUFczO4aQOOaSP2f/7zH5X5n55s2uCD6PDII4+obM6cOUF9z40bNzrGp0+fVnNMp8mbNi5v2bLFWl3RaMaMGSpr3LixB5WEn4MHD6psypQpKvP//KxSpUrQakLk+eqrr1Q2ceLETF9nWkeffvqpykqUKBFYYQgL8+bNU9nAgQNVdvToUcfY9NCJm2++WWXHjh1T2ZAhQzKty3R907Xmzp2b6bXCBXc0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwLqI2gxcpUkRlL7/8sso++eQTx7hu3bpqzoABA1y9Z506dRxj0wYz02neppMi3WxEQ/bjvwlbxLy50M3JxqZNZ23btlWZadOZ/ymkpj8Xbh9swCnMl8d0+jX+n169erma53/SPaLXmjVrVNajRw+VpaamZnqtoUOHqsz0IBqEr4sXLzrGSUlJak7v3r1VdubMGZX5PyDlmWeeUXOaNGmiMtOp8126dHGMly5dquaYNGjQwNW8cMUdDQAAAADW0WgAAAAAsI5GAwAAAIB1EbVHw6RDhw4qa968uWMcGxur5nz//fcqe+edd1Tm/7vupv0YJjVq1FCZ6dApZD/JycmOccuWLdUc0+8Kx8TEqOz22293jD/44AM1x3Sg3gsvvKAy/999L1asmJpTu3ZtV3V99tlnjvGmTZvUnHr16qksGpk+aw4fPuxBJZHh5MmTrua1atUquIUgYpgOwExJScn0daY9bw888ICNkuCh2bNnO8YPPfSQq9e1bt1aZf4H+8XFxbm6lulAQDd7MhITE1XWvXt3V+8ZrrijAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdRG/GdzEzWad+Ph4V9fy3yDetWtXNSdHDvq1aLVz506VjR8/3jE+deqUmmPaiF2yZEmV+W8Cu+KKK9Qc04F9psyms2fPOsavvPKKmjNnzpyg1hAplixZorJz5855UEn4MW2K37Nnj6vXlipVynI1iATHjh1T2bvvvquynDlzqqxQoUKO8dNPP22tLnjD9P9w7NixjrHpgSZ9+/ZV2ZgxY1TmdvO3P9MDWdwwHexs+nkhkvATMgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1mXLzeBujBw5UmUbN25Umf+py1999ZWaYzpNEtnP+fPnVeZ/cryIPjXbtJls5syZKmvQoIHKImXT8P79+70uIWzt2LHD1bzq1asHuZLwY/rzc+jQIZVVrlxZZbGxsUGpCeHF/+EAHTt2DPha/fv3d4ybN28e8LUQeqNGjVKZ/8ZvEZG8efM6xrfccoua89JLL6ksf/78mdbw+++/q+zLL79U2d69e1Xm8/kc42eeeUbNad++faY1RBruaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYF3UbgYvWLCgyqZOnaqyevXqOca9e/dWc5o1a6Yy08Ze/5MoTadVInxt2rRJZf4bv00WLVqksqZNm1qpCdnHtdde63UJAUtNTVXZF198obLZs2c7xqZNlCam03/9T3lG9uS/jrZs2eLqdS1atFDZwIEDrdSE4Dt58qTKJk2apDLTz1H+m78XLlwYcB27d+92jO+99141Z8OGDa6u1blzZ8f4iSeeCLiuSMIdDQAAAADW0WgAAAAAsI5GAwAAAIB1UbtHw6RChQoqmz59umPcs2dPNcd0+JopO3PmjGP8wAMPqDklS5bMrEx4ZPDgwSrzP4BHROTmm292jCN9P4bp3zGQOfjffvvtN2vX+u677xzjjIwMNWf58uUqO3DggMouXLjgGL///vtqjun6psOvGjZs6Bj7H6wlIvLHH3+ozLTnDdmP6Xfphw0blunrbrzxRpXNmDFDZfHx8QHVhdDz/9wRETl69Kir106cONExPnLkiJozbdo0lZn2U/7www+OcVpamppj2ieSI4f+e/z77rvPMTbtFc6OuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1bAbPxJ133ukYV6xYUc15/PHHVfbVV1+pbPjw4Y7x3r171ZynnnpKZaVKlcq0Ttj16aefqiw5OVllpk1gd9xxRzBK8ozp39E/q1OnToiqiTymTdGm/6aPPPKIYzx27NiA39N/M7hps37u3LlVVqBAAZVVrVrVMX7wwQfVnPr166vM/6EIIiIlSpRwjEuXLq3mnDt3TmVVqlRRGSLbnj17VNaxY8eArnX11VerzH+tIbLkyZNHZcWLF1eZaaN3uXLlHOPLORzZ/+evuLg4NSclJUVlV155pcratWsXcB2RjDsaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYx2bwLKpZs6bK5s+fr7JPPvlEZT169HCM33rrLTVn165dKlu2bFkWKoQNpg2pppNKTZvT7r777qDUZNv58+dVNnLkSFevbdGihWP84osv2igpW5o0aZLKypYtq7K1a9dae88yZco4xu3bt1dzqlWrprLrr7/eWg0mU6ZMcYxNGzlNG3uR/bz00ksqy5kzZ0DXcnN6OCJLoUKFVGY6Ob5t27YqO378uGNseoiP6TPR/2c0EZEiRYo4xl27dlVzTJvBTfOiFXc0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjs3gFpg2Ld1///0q69Wrl2P8xx9/qDmrVq1S2YoVK1RmOnUXoZcvXz6VlSxZ0oNKMue/+XvMmDFqzvjx41WWmJiosscff9wxvuKKKy6zuujy5JNPel2CJ5YvX57pnLvuuisElSCUkpOTVbZ06dKArnXHHXeorHLlygFdC5GlYcOGKjt69GhQ39P/Z7KVK1eqOaaTx3moxf/hjgYAAAAA62g0AAAAAFhHowEAAADAOvZoZNH333+vsg8//FBlSUlJKjPtyfBnOkTrpptuclkdQs30+8LhwPQ70f77L+bNm6fmmA4x+vjjj63VBWSmQ4cOXpcAy1q3bq2yEydOuHqt/+/lz5gxw0pNgBv+h/ea9mOYMg7s+z/c0QAAAABgHY0GAAAAAOtoNAAAAABYR6MBAAAAwDo2g//Fjh07VPbGG284xqaNsYcOHQro/XLl0v/5TYe95chBPxhqPp/PVbZw4UKVvf7668Eo6W9NmDBBZaNHj1bZqVOnHOP77rtPzZk5c6a9wgBARI4dO6aynDlzunpt3759HWMOB0Uo3XLLLV6XEPH4CRYAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOuiYjO4abP2nDlzVPbmm2+qbM+ePdbquPbaax3jp556Ss0J15Omo43b0z9Na2vAgAGO8YMPPqjmFC1aVGXr169X2axZsxzj7777Ts3Zv3+/ysqWLauyW2+91TF+9NFH1RzAa7t27VJZo0aNPKgEgerZs6djbHqQRnp6uqtrNW7c2EpNQCCWLl3qdQkRjzsaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYF/GbwQ8fPqyyH374wTHu16+fmrN9+3ZrNTRs2FBlTzzxhMrat2/vGHPid+S7ePGiyv71r385xh9++KGaEx8fr7KdO3cGVINps2Tz5s1VNmrUqICuD4RSRkaG1yUgC5KTk1W2bNkyx9j0II28efOqzPSAihIlSgReHHCZfvrpJ69LiHj8pAsAAADAOhoNAAAAANbRaAAAAACwLmz3aPz2228qe+SRR1Rm+v1Qm79Td8MNNzjGjz/+uJpzyy23qCx//vzWakDomQ4Iu+6661T27bffZnot06F+pr1FJldeeaVj3LVrVzXn9ddfd3UtIBKsW7dOZT169Ah9IXDl5MmTKnPz+ZaQkKCyV1991UZJgDU33nijY2w6fBL/G3c0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwzpPN4N98843Kxo8f7xgnJSWpOQcOHLBWQ4ECBVQ2YMAAlT311FOOccGCBa3VgPBVunRplX388ccqe/vtt1U2evTogN5z4MCBKvvHP/7hGFeqVCmgawMAgKypWbOmY2z6DjY9gMiUFStWzF5hEYQ7GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWOfJZvAFCxa4ytyoVq2aytq1a+cY58yZU80ZMmSIygoVKhRQDYgOJUuWVNnIkSNdZQBEbrvtNsd4/vz5HlUCW6pUqaKyxo0bO8arV68OVTlAUI0YMUJlDz30kKt5b775pmNs+vk1O+KOBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1sX4fD5fZpNSU1MlPj5eTp06JXFxcaGoC2EulGuC9Qd/oV4TrEH8FesPXuM72Bupqakq69Kli8qWLVumsk6dOjnG06ZNU3MKFix4GdWFTlbWBHc0AAAAAFhHowEAAADAOhoNAAAAANZ5cmAfAAAAEElM+xFMB48+9dRTKps0aZJjbDrcNzse4scdDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArGMzOAAAABAA0wbxN954w1UWDbijAQAAAMA6Gg0AAAAA1tFoAAAAALDO1R4Nn88nIiKpqalBLQaR48+18OfaCCbWH/yFcv399X1YgxBh/cF7fAfDS1lZf64ajbS0NBERSUxMvIyykB2lpaVJfHx80N9DhPUHLRTr78/3EWENwon1B6/xHQwvuVl/MT4X7UhGRoakpKRIbGysxMTEWCsQkcvn80laWpokJCRIjhzB/Q081h/8hXL9ibAG4cT6g9f4DoaXsrL+XDUaAAAAAJAVbAYHAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Gg0XRo4cKTExMY5/rrrqKq/LQpSZNGmSlC9fXvLlyyf169eX1atXe10SotC4ceMkJiZGBg0a5HUpiCKrVq2Sdu3aSUJCgsTExMjChQu9LglRJC0tTQYNGiRly5aV/PnzS+PGjSUpKcnrsiICjYZL1atXl4MHD176Z8uWLV6XhCgyb948GTRokDz11FOyefNmufHGG+W2226Tffv2eV0aokhSUpJMmTJFatWq5XUpiDJnzpyR2rVry5tvvul1KYhCvXr1kmXLlsmsWbNky5Yt0rp1a2nZsqX8+uuvXpcW9ni8rQsjR46UhQsXSnJystelIEo1bNhQ6tWrJ5MnT76UVa1aVTp06CDjxo3zsDJEi9OnT0u9evVk0qRJMmbMGKlTp4689tprXpeFKBQTEyMLFiyQDh06eF0KosC5c+ckNjZWFi1aJG3atLmU16lTR9q2bStjxozxsLrwxx0Nl3bt2iUJCQlSvnx56dq1q/z8889el4QoceHCBdm4caO0bt3akbdu3VrWrl3rUVWINn379pU2bdpIy5YtvS4FAELm4sWLkp6eLvny5XPk+fPnlzVr1nhUVeSg0XChYcOGMnPmTFm6dKlMnTpVDh06JI0bN5bjx497XRqiwLFjxyQ9PV1KlCjhyEuUKCGHDh3yqCpEk7lz58qmTZu4ewYg6sTGxkqjRo1k9OjRkpKSIunp6TJ79mz55ptv5ODBg16XF/ZoNFy47bbbpFOnTlKzZk1p2bKlfPbZZyIiMmPGDI8rQzSJiYlxjH0+n8oA2/bv3y8DBw6U2bNnq7/RA4BoMGvWLPH5fFKqVCnJmzevTJw4Ue655x7JmTOn16WFPRqNABQsWFBq1qwpu3bt8roURIErr7xScubMqe5eHDlyRN3lAGzbuHGjHDlyROrXry+5cuWSXLlyycqVK2XixImSK1cuSU9P97pEAAiqChUqyMqVK+X06dOyf/9++fbbb+WPP/6Q8uXLe11a2KPRCMD58+flxx9/lJIlS3pdCqJAnjx5pH79+rJs2TJHvmzZMmncuLFHVSFatGjRQrZs2SLJycmX/mnQoIHce++9kpyczN/oAYgaBQsWlJIlS8qJEydk6dKl0r59e69LCnu5vC4gEgwZMkTatWsnZcqUkSNHjsiYMWMkNTVVunfv7nVpiBKDBw+W+++/Xxo0aCCNGjWSKVOmyL59+6RPnz5el4ZsLjY2VmrUqOHIChYsKEWLFlU5ECynT5+W3bt3Xxr/8ssvkpycLEWKFJEyZcp4WBmiwdKlS8Xn80nlypVl9+7dMnToUKlcubL07NnT69LCHo2GCwcOHJBu3brJsWPHpFixYnL99dfL+vXrpWzZsl6Xhihx9913y/Hjx2XUqFFy8OBBqVGjhixZsoQ1CCAqbNiwQZo1a3ZpPHjwYBER6d69u0yfPt2jqhAtTp06JcOHD5cDBw5IkSJFpFOnTvLCCy9I7ty5vS4t7HGOBgAAAADr2KMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFjn6mTwjIwMSUlJkdjYWImJiQl2TYgAPp9P0tLSJCEhQXLkCG6/yvqDv1CuPxHWIJxYf/Aa38HwUlbWn6tGIyUlRRITE60Uh+xl//79Urp06aC+B+sPfycU60+ENQgz1h+8xncwvORm/blqNGJjYy9dMC4u7vIrQ8RLTU2VxMTES2sjmFh/8BfK9SfCGoQT6w9e4zsYXsrK+nPVaPx5qywuLo5FBodQ3EZl/eHvhOo2PmsQJqw/eI3vYHjJzfpjMzgAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgXS6vCwDw/wwcOFBlEydOdIxr1Kih5nz66acqK1u2rL3CAABA2GrevLmreV9//XWQK9G4owEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHVsBrcgLS1NZadPn1bZZ5995hgfOXJEzXn88cdVljdv3suoDuFoz549Kps1a5bKYmJiHONt27apOdu3b1cZm8GRmZ07d6rswoULKlu9erVj/Oijj6o5/uvUtg4dOqhs7ty5jnGePHmCWgOC748//lDZ2rVrHePhw4dnOgfI7h577DHHeN26dWrOAw88EKpy/ifuaAAAAACwjkYDAAAAgHU0GgAAAACsY49GJn755RfHePz48WqO6XfjtmzZEtD7HTp0SGX+h7Yh8hUrVkxlTZs2VdmiRYtCUQ6yma1btzrGM2bMUHP+/e9/qywjI0Nlv/76q2Ns2o8R7D0apj8Hffr0cYxfe+01NScuLi5YJSEITp06pbKbb77ZMb7qqqvUHNP3pmkeEImGDRumsrfeessxzp07t5rTokWLoNWUFdzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAuqjdDG465My0mXD27NmO8blz59Qcn8+nsjJlyqgsNjbWMTYdvjZ//nyVmQ7IqlKlisoQOQoWLKgyDtmDLSNGjHCM/Q8LzQ78N7g/+OCDak6TJk1CVQ5CxLTxm83gyM7Wr1+vMv/DVU2fdV26dAlaTVnBHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKzLlpvB/U8XffLJJ9WcefPmqSw1NTWg97vmmmtUtnTpUpX5b94xbeg+evSoyo4dOxZQXQhfJ0+eVNl3330X+kKQLbVq1coxdrsZvHjx4ip76KGHHGPT6eE5crj7O6u1a9c6xitXrnT1OgAItlWrVqnshRdecIw/+OADNadIkSLWajBdf8uWLSqrWLGiY/zKK69Yq8E27mgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBdttwMvmDBAsd46tSp1q7tvwFHRGTZsmUqS0xMVNmuXbus1YHIdvbsWZXt3bs3oGslJSWpzPSgAU4ejx7/+Mc/HOMOHTq4el3u3LlVZvOEZf8HbtSoUUPN+fXXX11dy//f6dprrw24LkS2c+fOeV0CsoGHH35YZTt37nSMt23bpuaYTuUOlP/mcxGR3377TWXvvPOOY1y7dm1rNdjGHQ0AAAAA1tFoAAAAALCORgMAAACAddlyj8b8+fMDel25cuVUdt111znGL730kppj2o9hsn379oDqQvaTkJCgsp49e6rsueeey/RapjmFChVSWb9+/dwVh4iXK5fzo93tZ1Sw+R9keuLEiYCv5f/vlDdv3oCvhci2ceNGlTVq1MiDShDJ8ufPr7KYmBjH+Pfff7f2fsnJySrbt29fpjXYriPYuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB12XIzuP9BJlOmTFFzWrdurTLTYXzFixe3Vtfhw4etXQvZzzPPPKMyN5vBgXA0d+5clfl/FpsOrnRr1KhRAb8W4cn/IQYi+sEWJ0+eVHN++umnIFWE7Mr0fbt161aVVa1a1TG+nIPxzpw54xibHi7kP0dE5Prrr1fZXXfdFXAdocYdDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArMuWm8H9T10eOXKkN4X4Wbt2rdclIML4fD6vSwAcZs+erbIXX3xRZaYNuhcuXAjoPevUqaOy3LlzB3QthC//jd8iIjfeeKNj/Mknn4SoGmQX+/fvV9nUqVNVZnoYwb/+9S/HuFixYgHXMXjwYMd4/vz5ak6pUqVUFuk/O3JHAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA67LlZnCbJk6c6BibTm00bdiNiYlRmenUSX833HCDyho1apTp65A9+a8j07oC/O3Zs8cxnjVrlprz1VdfBXTt1atXqyzQdRkXF6cy02m5t99+u8ry588f0HsCyN62bNniGHfs2FHNOXr0qMoGDBigsqZNmwZUwyuvvKKy6dOnZ/q6p556KqD3C2fc0QAAAABgHY0GAAAAAOtoNAAAAABYFxV7NM6ePauyH374QWWjRo1S2WeffZbp9d3u0fDnf7CgiMi0adNUljNnzkyvBSA6+f8+sojIHXfc4Rjv27cvVOVkyU033aSyhx9+2INKEMmOHz/udQkIgYsXL6rMdIDogw8+6Bi7/Rlt3bp1Khs7dqxj/Pjjj6s5v/32m8r+/e9/q8y/ju7du6s5jzzyiMoiHXc0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwLuI3g//xxx8q27x5s2PcqVMnNSclJUVlBQoUUJn/hu3GjRurOV988YXKTAf7+UtPT1fZxx9/rLKBAweqLE+ePJleHwBEzJshw+Fan3zyicqWLFmiMtOBfcCfFi9e7HUJCIG5c+eq7KGHHlKZm4fxVKpUSWVJSUmZZqa19uuvv6rM9DNm8eLFHeP33nsv0zqzA+5oAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgXURtBr9w4YLKTBux77zzzkyvNXLkSJU1a9ZMZU2aNHGMTSdANm/eXGWm03r9HTlyRGXDhg1TWZkyZVTWoUMHxzhv3ryZvh8iT6Abb1etWqWyfv36XW45CEM1a9ZU2YoVKxzjWbNmqTm33nqryvLly2etrnfffVdlEydOtHZ9RAf/72XTAwSQ/cybN09lPXv2VJnpwTiFChVyjOfMmaPmFC5cWGWDBw9W2cqVKx1j04ZxtyePHzt2zDFOTExUc/w/u0VEKlSooLJIwh0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsC9vN4KYTv5977jmVjR8/PtNr3XbbbSrr37+/yvw3EImIHD161DE2nVD7/fffq8y0OfuJJ55wjE0bxhctWqSye+65R2WtWrX6n9cWMW92Mqlbt66reQg9/w1lbk48FRH56KOPVLZt2zbHuFq1aoEXhrBWtmxZx/jpp58OeQ2mB26wGRxZZXoYij/Tg2L27t2rMv8/Fwhfb7/9tspMm6dNn20PPvhgQO/55ptvquzhhx92jNetWxfQtUVEMjIyHGPTA4gifeO3CXc0AAAAAFhHowEAAADAOhoNAAAAANaFzR6N9PR0x/iZZ55Rc15++WWVXXHFFSobN26cY9ytWzc1x7Qfw3QQi/9ejk2bNqk511xzjcomT56sMv/fx0tNTVVz1q5dq7L3339fZYsXL3aM/fds/B3T77v+8ssvrl6L0OvTp49jbPq9VbemTJniGL/22msBXwvIzNKlS70uAdlArlyZ/5hiOjDt/PnzwSgHIdK+fXuVdezYUWWmfRuB8j9QT0Tkhx9+yPR1c+fOVVmNGjUyfV3p0qXdFRbhuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1YbMZ3H+jqmnjd8GCBVVm2hzbunVrx3j9+vVqzrRp01S2ZMkSlZ07d84xNh0a2LNnT5W52aAUFxensltvvdVV9sEHHzjGpg3jJv/85z9dzUN4qFq1qtclwCOmQ0tNG6xbtGihsvz58welpr/z3nvvqWzQoEEhrQHZk/+m4CpVqqg527dvV5npYReTJk2yVheCa+DAgUG9/qlTp1Q2f/78TOdVrFhRzenSpYu9wrIh7mgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBdjM90pKaf1NRUiY+Pl1OnThk3MNtQsmRJx/jIkSNqTt68eVVm2hh29uxZx3jXrl0B1/X88887xsOHD1dzcubMGfD1I1Uo1oQX7xXuTKfQ796929Vr/f+om15XoUKFwAoLsVCviVC83+rVqx3jsWPHqjlffvmlyvbs2aMym6fl/vbbb46x6aEZ/fv3V1lqamqm1y5QoIDKFi9erLJmzZpleq1Qyo7rL1KYHjJgerjL4cOHVZYvX75glOQJvoMvz7hx41T29NNPq6x48eKOcVJSkpoTLSd8/1VW1gR3NAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsC5sTga/6qqrHGPTZvDz58+r7Lvvvsv02m3atFHZTTfdpLIOHTqorFy5co5xNG78RvioXr26yn766ScPKoFt/huqt2zZ4up148ePV1lsbKyVmkREli1b5hhv3LhRzYmJiXF1rZtvvtkxfvTRR9WccNv4jfBnWn958uTxoBKEo71796ps6tSpKsuRQ//d+8MPP+wYR+PG78vFHQ0AAAAA1tFoAAAAALCORgMAAACAdWGzR2PVqlWO8cKFC9WcTZs2qcz/MBURkQcffNAxLly4sJrD728iEvn/vqiI+YAzRI9JkyZ5XYLxc/iOO+5Q2euvv+4YZ6cD1OCdU6dOqcz0M0THjh1DUA3CTatWrVRm2rdx//33q8z/0GZkHXc0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwLmw2g/sfMGXalGPKgGhSrVo1V9m2bdtCUQ4smjZtmmP8xhtvqDkzZswIag0VK1ZUWYECBRzjG2+8Uc3p3bu3ymrWrGmvMOD/N2/ePJWZHipg+lxEdOrRo4fKnnnmGZWZHmCBy8cdDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArAubzeAAMle2bFmVbdmyxYNKYFvdunUd48mTJ6s5DRs2VNnTTz+tst9++80x7tChg5rTunVrlbVv315lV111lcoArzRt2lRlP/74o8ry588finIQAUaMGOEqQ3BwRwMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOvYDA4AYShv3rwqe+SRR1xlQHY1d+5cr0sAkAXc0QAAAABgHY0GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAulxuJvl8PhERSU1NDWoxiBx/roU/10Ywsf7gL5Tr76/vwxqECOsP3uM7GF7Kyvpz1WikpaWJiEhiYuJllIXsKC0tTeLj44P+HiKsP2ihWH9/vo8IaxBOrD94je9geMnN+ovxuWhHMjIyJCUlRWJjYyUmJsZagYhcPp9P0tLSJCEhQXLkCO5v4LH+4C+U60+ENQgn1h+8xncwvJSV9eeq0QAAAACArGAzOAAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1tFouDBu3Di59tprJTY2VooXLy4dOnSQHTt2eF0WosiqVaukXbt2kpCQIDExMbJw4UKvS0IUmTx5stSqVUvi4uIkLi5OGjVqJJ9//rnXZSGK8BmIcDFu3DiJiYmRQYMGeV1KRKDRcGHlypXSt29fWb9+vSxbtkwuXrworVu3ljNnznhdGqLEmTNnpHbt2vLmm296XQqiUOnSpeXFF1+UDRs2yIYNG6R58+bSvn17+eGHH7wuDVGCz0CEg6SkJJkyZYrUqlXL61IiBo+3DcDRo0elePHisnLlSrnpppu8LgdRJiYmRhYsWCAdOnTwuhREsSJFisjLL78sDz30kNelIMrwGQgvnD59WurVqyeTJk2SMWPGSJ06deS1117zuqywxx2NAJw6dUpE/t8XLQBEk/T0dJk7d66cOXNGGjVq5HU5ABASffv2lTZt2kjLli29LiWi5PK6gEjj8/lk8ODB0qRJE6lRo4bX5QBASGzZskUaNWokv//+u1xxxRWyYMECqVatmtdlAUDQzZ07VzZt2iRJSUlelxJxaDSyqF+/fvL999/LmjVrvC4FAEKmcuXKkpycLCdPnpSPPvpIunfvLitXrqTZAJCt7d+/XwYOHChffvml5MuXz+tyIg6NRhb0799fFi9eLKtWrZLSpUt7XQ4AhEyePHmkYsWKIiLSoEEDSUpKktdff13efvttjysDgODZuHGjHDlyROrXr38pS09Pl1WrVsmbb74p58+fl5w5c3pYYXij0XDB5/NJ//79ZcGCBbJixQopX7681yUBgKd8Pp+cP3/e6zIAIKhatGghW7ZscWQ9e/aUKlWqyJNPPkmTkQkaDRf69u0rc+bMkUWLFklsbKwcOnRIRETi4+Mlf/78HleHaHD69GnZvXv3pfEvv/wiycnJUqRIESlTpoyHlSEajBgxQm677TZJTEyUtLQ0mTt3rqxYsUK++OILr0tDlOAzEF6JjY1Ve3ILFiwoRYsWZa+uCzze1oWYmBhjPm3aNOnRo0doi0FUWrFihTRr1kzl3bt3l+nTp4e+IESVhx56SJYvXy4HDx6U+Ph4qVWrljz55JPSqlUrr0tDlOAzEOHk5ptv5vG2LtFoAAAAALCOczQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgnauTwTMyMiQlJUViY2P/9vA6RBefzydpaWmSkJAgOXIEt19l/cFfKNefCGsQTqw/eI3vYHgpK+vPVaORkpIiiYmJVopD9rJ//34pXbp0UN+D9Ye/E4r1J8IahBnrD17jOxhecrP+XDUasbGxly4YFxd3+ZUh4qWmpkpiYuKltRFMrD/4C+X6E2ENwon1B6/xHQwvZWX9uWo0/rxVFhcXxyKDQyhuo7L+8HdCdRufNQgT1h+8xncwvORm/bEZHAAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOlePtwUAAIgUO3fuVNktt9ziGGdkZKg5e/fuDVpNQDTijgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANaxGRwAAESs/v37q2zevHkqO378uGPcrl27oNUE4P/hjgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANZF7Wbwbdu2qezTTz9V2dtvv+0YX3fddWpO3bp1Xb3noEGDHOM8efK4eh0AANHo8OHDjvGdd96p5qxfv15lMTExKqtZs6Zj/O67715mdQAywx0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsi4rN4P4bukVEhgwZorLTp09neq2ff/5ZZXPnznVVR4MGDRzj5s2bu3odgMhl+lwxnVqcN29ex3jTpk1qTlpamspmz56tsmbNmjnGpUqVyrROt6666iqVtW/fXmX+n3dAZnbu3Kky/+/qb775xtW1XnzxRZX5r8miRYtmoTpkJz6fT2XdunVT2ZIlSxxj04OESpcuba+wbIg7GgAAAACso9EAAAAAYB2NBgAAAADromKPRufOnVX27LPPqszNHo3L0alTJ8fY9HvarVu3DmoNAEJr1KhRKnv55ZeD+p6ff/55UK/vb+zYsSqrXr26yrp27eoYm34nunz58vYKQ0Q5fvy4yj777LOArmX6vXn/vUuIXufOnVPZmjVrVOa/L+6LL75Qc3r16mWvsGyIOxoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFgXFZvBixQporLnn39eZYMHD1aZ/4ahMmXKqDn79u1zVcfJkycdY9OmIjaDI9zs3btXZf5/Lj744AM1Z/Lkya6u36ZNG8d42rRpWagu/H300UfWrnXllVeqrGbNmtauX6VKFZVt377dMfb/HBMR2bx5s8q2bNmSaVarVi01h83g0cF0ON8999yjMtPBav4WLFigMtMhksCfChQooLJrrrlGZb/++qtjfOTIkaDVlF1xRwMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOuiYjO4SZ8+fVT21ltvqey7775zjOPi4qzV0K9fP2vXArLqq6++UtnHH3+sMtNGb/8NwTExMQHXsX79+oBfGwm+/PJLle3YsUNllStXzvRapg2MJUuWDKywAPmflCti3pBueoiAv08++URlbdu2DawwRJRZs2apzPRgFf+HRZi+p0uVKmWvMEStvn37quw///mPY+z/cAxkjjsaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYF7WbwU2efvpplb3wwguOcXJysrX3O3/+vLVrAX/10EMPqWzr1q2O8bfffhvw9f0finDvvfeqOQ0aNFCZ6eTffPnyBVxHJKhQoYKrLFKYNnC72fgtov9f9+rVy0pNCG+NGjVSmem7tFy5ciqbMGGCY8zGbwTLddddl+mc+fPnq+yll15SWagf0hHOuKMBAAAAwDoaDQAAAADW0WgAAAAAsI49Gn9x1113qaxJkyaOcevWrdWcLVu2BPR+pj0hH330UUDXQnQ4fvy4yoYPH66y9957T2VFihRxjE17KIYNG6ayGjVqqCx//vyOcZkyZXSxiDgXLlxQ2YABAxzjGTNmBHz9tWvXOsZ169YN+FoIX4sWLXKMv/nmGzXHdMhnly5dVOb/WQN4ybS3dvHixSp75JFHQlFOROCOBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1rEZ/C9mz56tsu+//94xDnTjt8mNN95o7VqIDqNHj1bZO++8ozL/Dbwi+vDJK664wl5hiDhff/21ykyfgdOmTcv0Wnny5FHZxIkTVVa1alWX1SFSnDx5UmWrVq0K6FqFCxdWWenSpQO6lsnrr7/uGO/bt8/V61599VVrNSD7MT1EA/+HOxoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFgXFZvBt2/frrI777xTZbt371bZxYsXg1KTiMgdd9wRtGsjvJ09e1ZlL730kspmzpzpGPtvZhQRadasmcpuueUWleXLly8rJSIb+fbbb1VmWiOBft6ZTnlOTExUWc6cOQO6PsKX6f/ppk2bHGOfz+fqWjfddFNANUyYMEFlpjXp/4CCvXv3Bnz9AwcOOMalSpVydS0g2nBHAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA66JiM/iPP/6osl9++UVlwdz4bfLPf/5TZW+88UZIa4A3xowZo7IXX3xRZXfffbdj3Lp1azWHTd7IzLx581Rm8/Pu/PnzKmvTpo3Krr32Wse4Xbt2ak6HDh1UVrNmzcCLQ1CtXLlSZf4ng5s2ZpctW1ZlRYsWzfT9kpOTVbZmzRqVLVq0KNNrXXHFFSozberesWOHyu666y7HeO7cuWqO6d8RiDbc0QAAAABgHY0GAAAAAOtoNAAAAABYFxV7NEyH840fP15lTz75pMp+//33oNQkIpKSkhK0ayO8jRs3ztW8bt26Ocbsx0AgOnXqpDLT3rUNGzao7OjRo9bqSEpK+p9jEZGRI0eqbNCgQSrz/7wuXrz4ZdWGzKWlpanMtN/RX0JCgsruv/9+lVWqVEllO3fudIxN390LFy5UWbFixVTWqlUrx/jxxx9Xc1JTU1VmOhT15MmTKgOgcUcDAAAAgHU0GgAAAACso9EAAAAAYB2NBgAAAADromIzuMmAAQNUZtqI5mbDl+ngq379+qnMtMkM0em6665TmWljrP86yp8/v5rjv8ER8Ne4cWOVLVmyRGX79u1T2bFjxxzjw4cPqzkff/yxyt59912V+Xy+/1mniEhGRobKJkyYoLJNmzY5xsuXL1dzcuTg79JsMh2MZ9qo7+/hhx9W2bPPPqsy09oaMmSIY/zZZ5+pOXFxcSrr3Lmzyl599VXHeNeuXWpOnz59XF2/RYsWjjGH8wFmfAoDAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBd1G4GN7ntttsCep1pg+Pu3btVNmrUKMc4OTlZzdm7d6/K2GQWvr755huV1a1b1zHOkyePmvP555+rbOLEiSrzXzN33XWXmrN+/XqVVa1aVRcLZKJMmTKuMn+mz86mTZuq7M0333SMTX9+3FqxYoVj/Morr6g5TzzxRMDXh/b9998H9DrTxm+TO++8U2Vu1siiRYtUZlp/69atc4ybNGniqi7Thnf/jeWIXrVq1fK6hLDGHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKxjM7gFFy5cUJn/Jl4T0ybhnDlzWqkJl+fgwYMqa9Omjcr279+vsn/+85+O8X333afmFClSRGWm0+T911FaWpqac+LECZUBXjOt+65duzrGLVu2VHNWrlwZ0PuZHsABu06ePKky08NQOnTokOm1TA9D2bNnT6bXN50Sb9r4vXPnTpXdc889//Paf3d9N6efI3pVqFDB6xLCGnc0AAAAAFhHowEAAADAOhoNAAAAANaxR8OCp59+OqDXPfTQQyorXbr05ZYDC+rVq6eyU6dOqWz8+PEqM/1uuhuvvfZapnNatWqlsho1agT0fkCo5crl/Mox/TkLdI/GNddcE9DrcHliYmKsXcu0R9H/+qZDA02HSv7+++8qK1++vGO8Zs0aNSc+Pj7TOgG4xx0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsC9vN4MePH1dZz549VeZ/AJSIPpTHJtNBblOmTAnoWh07drzcchAkAwYMUNno0aNV1r9/f1eZP9PGVdMBU+XKlXOMx40bp+bExcVl+n7IvkyfSVOnTnWMq1SpouZ06dIlaDX9nfT0dMf4u+++C/hauXPndowbNmwY8LXgzh133KEy0wMxFi1a5BivW7dOzTH9vzcdSOpvxowZKjMdvFesWDGVPffcc45xqVKlMn0/IDPnz5/3uoSwxh0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsC9vN4KYNtZ988onKTBto/Td4mTZ8VaxYUWUbN27M9PqmjW+pqakqMxk8eLBjnJCQ4Op1CL3hw4erzH/zqYjIpk2bVLZ8+fJMr3/ixAmVtWnTRmWvvvqqY2xat4gehw4dUtmtt96qMv/Tk0+ePBmskv7W4cOHVTZhwgTH+Ouvvw74+lWrVnWMb7zxxoCvBXfy5MmjsoIFC6rszJkzjvENN9yg5tg8Udz0QIzOnTur7Pbbb7f2nsCflixZojI3D4WJFtzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAuojaDP7LL7+obP369Sq7+eabHWP/05VF9EZCEZE1a9aozM1JpSamk3hHjRrlGOfLly+ga8MbQ4YM8boERLlBgwapzH/jt4nps7Ny5coqy58/f6bXOnfunMpMD8nw3/gt4v7BGf5iY2NVNnHixICuhcDVr19fZXPmzFGZ///7FStWBPye3bt3d4xr1aql5tStW1dlTZs2Dfg9EZ1KlCihsurVqzvGP/zwQ6jKyTa4owEAAADAOhoNAAAAANbRaAAAAACwLmz3aDRq1MhV9sADD6js0UcfdYz37Nmj5piyQBUuXFhlP/74o7XrA4CISIsWLVQ2b968TF9n+h12U1aoUKFMr2U6/G/z5s2Zvs4t036MBQsWqIzfwQ8Pbdu2dZUB4c50IKWbfWvLli1TGQf2/R/uaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYF3YbgY3MR0Adf78eZWdPn0602uZNi9+8MEHmb4uPj5eZV999VWmrwOAy9WyZUuVdevWTWVuPstsbuB2K3fu3I6x6QDCTp06qaxhw4bBKgkA/ladOnUc4w0bNqg5bn7mjGbc0QAAAABgHY0GAAAAAOtoNAAAAABYR6MBAAAAwLqI2gxukjdvXpUNHTo0oGvNmTPncssBgKApX768yqZNm6ayO+64wzH++uuv1ZxrrrlGZYsXL860hipVqmQ6R0SkefPmKqtcubJjbDqdHADCxVNPPeUYb926Vc3p0qVLqMqJSNzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAuojfDA4A0cz0QIyuXbv+z/HfGTJkiJWaACA7KFeunGO8bt06bwqJYNzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMC6XG4m+Xw+ERFJTU0NajGIHH+uhT/XRjCx/uAvlOvvr+/DGoQI6w/e4zsYXsrK+nPVaKSlpYmISGJi4mWUhewoLS1N4uPjg/4eIqw/aKFYf3++jwhrEE6sP3iN72B4yc36i/G5aEcyMjIkJSVFYmNjJSYmxlqBiFw+n0/S0tIkISFBcuQI7m/gsf7gL5TrT4Q1CCfWH7zGdzC8lJX156rRAAAAAICsYDM4AAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADW0Wi4MHnyZKlVq5bExcVJXFycNGrUSD7//HOvy0KUGDlypMTExDj+ueqqq7wuC1GEz0B47ddff5X77rtPihYtKgUKFJA6derIxo0bvS4LUWLVqlXSrl07SUhIkJiYGFm4cKHXJUUMGg0XSpcuLS+++KJs2LBBNmzYIM2bN5f27dvLDz/84HVpiBLVq1eXgwcPXvpny5YtXpeEKMJnILx04sQJueGGGyR37tzy+eefy7Zt2+TVV1+VQoUKeV0aosSZM2ekdu3a8uabb3pdSsTh8bYBKlKkiLz88svy0EMPeV0KsrmRI0fKwoULJTk52etSgEv4DESoDBs2TP773//K6tWrvS4FkJiYGFmwYIF06NDB61IiAnc0sig9PV3mzp0rZ86ckUaNGnldDqLErl27JCEhQcqXLy9du3aVn3/+2euSEKX4DESoLV68WBo0aCCdO3eW4sWLS926dWXq1KlelwXABRoNl7Zs2SJXXHGF5M2bV/r06SMLFiyQatWqeV0WokDDhg1l5syZsnTpUpk6daocOnRIGjduLMePH/e6NEQRPgPhlZ9//lkmT54slSpVkqVLl0qfPn1kwIABMnPmTK9LA5AJfnXKpQsXLsi+ffvk5MmT8tFHH8k777wjK1eu5IsWIXfmzBmpUKGCPPHEEzJ48GCvy0GU4DMQXsmTJ480aNBA1q5deykbMGCAJCUlybp16zysDNGIX53KGu5ouJQnTx6pWLGiNGjQQMaNGye1a9eW119/3euyEIUKFiwoNWvWlF27dnldCqIIn4HwSsmSJVVDW7VqVdm3b59HFQFwi0YjQD6fT86fP+91GYhC58+flx9//FFKlizpdSmIYnwGIlRuuOEG2bFjhyPbuXOnlC1b1qOKALiVy+sCIsGIESPktttuk8TERElLS5O5c+fKihUr5IsvvvC6NESBIUOGSLt27aRMmTJy5MgRGTNmjKSmpkr37t29Lg1Rgs9AeOmxxx6Txo0by9ixY6VLly7y7bffypQpU2TKlClel4Yocfr0adm9e/el8S+//CLJyclSpEgRKVOmjIeVhT8aDRcOHz4s999/vxw8eFDi4+OlVq1a8sUXX0irVq28Lg1R4MCBA9KtWzc5duyYFCtWTK6//npZv349f5uHkOEzEF669tprZcGCBTJ8+HAZNWqUlC9fXl577TW59957vS4NUWLDhg3SrFmzS+M/90d2795dpk+f7lFVkYHN4AAAAACsY48GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArHN1YF9GRoakpKRIbGysxMTEBLsmRACfzydpaWmSkJAgOXIEt19l/cFfKNefCGsQTqw/eI3vYHgpK+vPVaORkpIiiYmJVopD9rJ//34pXbp0UN+D9Ye/E4r1J8IahBnrD17jOxhecrP+XDUasbGxly4YFxd3+ZUh4qWmpkpiYuKltRFMrD/4C+X6E2ENwon1B6/xHQwvZWX9uWo0/rxVFhcXxyKDQyhuo7L+8HdCdRufNQgT1h+8xncwvORm/bEZHAAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYF0urwsAAACw6eeff1bZ8OHDHeMFCxaoOd9//73KqlSpYq8wIMpwRwMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOvYDA4AACLW2rVrVXbrrbeq7Morr3SM+/btq+aUKFHCXmEAuKMBAAAAwD4aDQAAAADW0WgAAAAAsI5GAwAAAIB1bAYHPDBr1iyVLV26VGXfffedY7xjxw5X17/++utV9sknnzjG8fHxrq4FhNKZM2dUdvPNN6vs119/dYxNG4LLlStnqyyEiU8//VRlnTt3VlmfPn1U9sILLzjGBQoUsFcYACPuaAAAAACwjkYDAAAAgHU0GgAAAACsY48GYNmxY8cc4169eqk5ixcvVlmhQoVU1rhxY8e4bNmyas7KlStVtnr1apX579v48ccf1RwgECkpKSo7evRopq8rXLiwyv7zn/+obMOGDSqrUqWKY1y0aNFM3w+RZ9euXY5xly5d1JymTZuq7NVXX1VZjhz83SoQavypAwAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOjaDW2DadHbhwgWV+W++nT17tqvr+296FBHZtm2by+oQarfccotjvGfPHjXnySefVNnQoUNVVqRIkUzfb/v27Sq77rrrVLZz507HeNSoUWrOs88+m+n7IXvYsmWLyt544w2V7d27N9Nr+a8tt68bNmyYytw+pCAhIcExNn3mIrL8/vvvKuvdu7djXKtWLTVn/vz5KmPjN2z47bffHON58+apOWPHjlWZ/4GiJmPGjFHZiBEjslBdZOBPIgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1rEZ/C9MJyz7b5hctWqVmrNgwQKVZWRkZPp+MTExruravXu3yqpWreoYc8qzN5YtW6ayzZs3O8Z33323mjNu3DhrNZgeFjBo0CCVjR492jGeNm2amsNm8OhhOoH7nXfeCehaefPmVdn999+vsuXLlzvGL774YkDvJyLSs2dPx5iTwSPfM888o7JvvvnGMfY/KVxEJC4uLmg1IXqsW7dOZYMHD3aM/dejiPlnOTc/35nWu2l9m76rIwl3NAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsC7iN4MfPHhQZd26dXOMf/75Z1fXOnXqlMpOnz7tGPt8PjWnQYMGKtu4caOr93QjPT1dZWfPnrV2fQTujz/+UFmlSpUc465du4aqnEvuuusulflvBjedwpuamqoyNlpGvpEjR6ps/Pjxrl7bo0cPx7hYsWJqzpAhQ1RmmpecnOwY33LLLWrO0aNHVVa8eHGVmdY4Isf58+dVNnv2bJXdfPPNjnHp0qWDVRKiyLFjx1T28MMPq2zbtm2OsemzqEOHDipr3769ymbOnOkYm060X79+vcouXLigsjx58qgsXHFHAwAAAIB1NBoAAAAArKPRAAAAAGBdRO3R+Oqrr1TWu3dvle3bty9oNZgOxrvyyitVZvr9v5SUFMfY/8ApEZH9+/e7qqNatWqu5iG4mjdvrjL/A/sKFCgQqnIuMR2g5u/QoUMqmzNnjsr69OljpSZ458yZMyo7d+6cysqVK6eyF154wTEuWbKkq/c0HTQ6duxYx/jIkSNqTsGCBVX23HPPqSxfvnyu6kB4Mu0R8t8TKaLXH2DDHXfcoTL//Rgieh/ZkiVLAn7PihUrOsamn2kPHDigMtPPnbVr1w64jlDjjgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANZF1GZw0+axQDd+mzbLmq7fsGFDx7hy5cqurl+0aFGVvf76646x243fpg2as2bNcvVaBFe4bki9+uqrVVa9enXH+IcfflBzdu7cGbSa4B3T4Xaff/65ykybIYcNG+YYT5o0Sc0xHXY6ePBglX366aeOcZEiRdScp59+WmWPPvqoyhDZvvzyS5XdcMMNKqtXr14oykGUyZ8/v6t5poP3gik2NlZlpgcORRLuaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYF3YbgY3bRRbv359QNcqU6aMykybqZs0aRLQ9d0ynfjohmkzUqRvDkJw5c6d21WG6FCnTh2VNWrUSGWmzeDLly93jJctW6bmPPbYYyrbu3dvpnWNHDlSZf3798/0dYgsq1evVpnp+/z777+39p4rVqxQmf/3Zo0aNay9HyKLz+dzlRUuXNgx/v3339Wc3bt3q2zGjBkq27hxo2N81VVXqTlz5sxRWalSpVQWSbijAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdWG7GfzVV19V2ZkzZ1y91v900eeee07Nsbnx+8SJEyoznbq7atWqTK9lOhm1TZs2gRWGqHX+/HmVmTax+YuLiwtGOfBY3rx5VWY6gdYkJSXFMe7YsaOaY9pEGRMTo7JevXo5xh06dHBVAyLb+++/r7KqVauq7Oqrr870WtOnT1eZ6RR60/dyvnz5HOOXX35ZzenXr1+mNSDymR58YfrMmjBhgmNs+tl0w4YNrt5z3rx5jvFdd93l6nWRjjsaAAAAAKyj0QAAAABgHY0GAAAAAOvCdo/Gww8/rLKjR4+qrFChQirzP/DEdCiKTW+99ZbKnn766UxfZzosaP78+SoLdv3Ifvbs2aOy7du3Z/q6W2+9NaD3O3bsmMq+++47la1bt05lnTt3dowrV64cUA3ImnLlygX1+qa9ZUOGDHGMExMTg1oDwsN7772nMtPBZKa9RBcuXHCMn3/+eTVnypQpKrvllltUtmTJEse4R48eak7FihVVFujnIsJXkSJFVJaamqqypKQkx9jtfrSCBQuqrFq1alkpMdvgjgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANaF7WbwTp06ucpC7ZNPPlHZqFGjXL02d+7cjvEjjzyi5rDxG/+L6SC+AwcOqOy///1vQNfv06ePyurVq6eyzZs3O8a//fabmrNv3z6VmQ4E3L17t2NsOpALlyc9PV1lq1evVplpo6Mbbdu2VZnpsxLRYevWrY7xH3/8oebkyuXux49NmzY5xqaN2W4PPrv77rsd4zVr1qg548aNUxmbwbMf04F969evV5n/92uXLl1cXd90sCmbwQEAAADAEhoNAAAAANbRaAAAAACwjkYDAAAAgHVhuxk8XLVv315lplMhTSZOnOgYm04/R2Q5d+6cyo4cOeIYb9y4Uc355ptvVPb1118H9H4//PBDpq9zy3StU6dOZfq6Bx98UGWmk6GLFi2qsvLly7usDoHq2rWryj766COVuf0ss/U6ZE+HDx/OdE7lypVdXat69eqO8ZgxYwKqyeQf//iHymrUqGHt+ogs119/vcq2bNkS0LVGjBhxueVkG9zRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOjaDZ8J/Q0+gJ+eKiDRt2vRyy0GImDZdjxw5UmWLFy9W2fbt263VER8f7xhfccUVao7/ifMi5pN4/fXu3Vtlbk8GR/hISUlR2XvvvecYf/jhh2qOaQN3/fr1VVarVi3HeNq0aWqO/wMQgMyULl3a1bzY2FjPa0D08j/l/nJ+BoxW3NEAAAAAYB2NBgAAAADraDQAAAAAWMcejb+4cOGCyjZv3uwYm36v2ZS9/vrrKqtUqdJlVIdQ6tChg8q+/PJLleXLl09lbdu2dYxNB9KZDn7MmzevysqVK+cYm36nuEqVKirbsWOHyq6++mrHeMKECWqOaQ8Iwtvy5ctV9uyzz2b6uhdeeEFl/fr1U9nChQsdY9MejWrVqmX6fogekfJ77CtXrlRZXFycB5UgXOXPn98xNv28d/PNN6ssT548wSop4nBHAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA66J2M/jZs2dVNnv2bJWZNgD7u+eee1R23333qSxHDvq6SGH6/+6/MVtE5OOPP1ZZ3bp1rdVx8eJFx/jJJ59Ucw4cOKCyEiVKqOzf//63Y8zG78izYsUKlQ0YMCDT133yyScqa9mypcoOHTqkslGjRmV6fdOfDUQv04bZcOB/kOnkyZPVnPvvvz9U5SDM/Pjjjyp79913HePixYurOY8++qjK+Ez8P/zkCwAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdVGxGTwtLU1lvXv3Vpn/ZlmT1157TWWm03TZ+J39FCpUSGU1a9a0dv3ff/9dZZ07d3aMP/30UzXHdDr53LlzVVavXr3LqA7hwPSQgpMnT6rM/6Ra/9PqRfTGWBHz+jp16pRjbDr1+corr1QZopf/SfElS5ZUc0wPX/nHP/5hrQbT+u7Tp49jvGfPHjVn5syZ1mpA+PL/XBMRufXWW1Xm/7CV8ePHqzl33XWXvcKyIX4aBgAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAuqjYDG46OdnNxm8RkYoVKzrGbk7hReSrXLmyypKTk1X28MMPq+z48eOOce3atdWcq6++WmWmTWY7duxwjK+//no1Z9KkSSqzeTo5wofpIROmU5j9M9PG2IULF6rM9PlWuHBhx9j0IA3TybiIXv6bv0eMGKHmDB482NW17r33Xsf4p59+UnO+//57lY0dO1Zl/g/OWLZsmZrDgw2iwxNPPKEy08+K3bp1c4wff/zxoNWUXXFHAwAAAIB1NBoAAAAArKPRAAAAAGBdttyjsX37dsd4woQJrl53zTXXqOyLL76wUhMii/8aEhF55plnVPbKK6+oLCMjwzF2u4buuOMOlfmvXdOBQogeR48edTWvWLFijnGrVq3UnFWrVrm61vTp0x3jdu3auXod8CfTobYmpn0bffv2zfR1cXFxKjPtN3r66acd4zx58riqC5Htq6++UtmsWbNUVqBAAZX5H5qLrOOOBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1mXLzeCjRo1yjOfNm+fqdf3791dZ2bJlrdSEyDd69GhXGRAsVatWdTXP/0BSn8+n5hQpUkRlpk27LVu2dFkd4J5prbndNA78L3v27HGMu3Tp4up1M2bMUFn79u1tlBTVuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1Eb8ZfOvWrSpLS0vL9HWPPPKIylq0aGGlJgAIhu7du6vswoULKvN/SEGDBg3UHNNJ9I899thlVAcAoXXu3DmVvfLKK47xqVOn1Jy77rpLZR07drRXGC7hjgYAAAAA62g0AAAAAFhHowEAAADAOhoNAAAAANZF/GbwWbNmqWzJkiWOsel074EDB6qscuXK9goDAMsKFy6ssieeeMJVBgDZzbRp01Q2adIkx7hx48ZqzsyZM4NWE5y4owEAAADAOhoNAAAAANbRaAAAAACwLuL3aLRu3Vpl/oe1/POf/1Rz2I8BAAAQGb799luVjR07VmXPPPOMY9y7d281J2/evPYKw//EHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyL+M3gLVq0UFl6eroHlQAAACAYrrvuOpUdOHDAg0qQFdzRAAAAAGAdjQYAAAAA62g0AAAAAFjnao+Gz+cTEZHU1NSgFoPI8eda+HNtBBPrD/5Cuf7++j6sQYiw/uA9voPhpaysP1eNRlpamoiIJCYmXkZZyI7S0tIkPj4+6O8hwvqDFor19+f7iLAG4cT6g9f4DoaX3Ky/GJ+LdiQjI0NSUlIkNjZWYmJirBWIyOXz+SQtLU0SEhIkR47g/gYe6w/+Qrn+RFiDcGL9wWt8B8NLWVl/rhoNAAAAAMgKNoMDAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjYYL5cqVk5iYGPVP3759vS4NUWDcuHFy7bXXSmxsrBQvXlw6dOggO3bs8LosRJGLFy/K008/LeXLl5f8+fPL1VdfLaNGjZKMjAyvS0OU+PXXX+W+++6TokWLSoECBaROnTqyceNGr8tClEhLS5NBgwZJ2bJlJX/+/NK4cWNJSkryuqyI4OocjWiXlJQk6enpl8Zbt26VVq1aSefOnT2sCtFi5cqV0rdvX7n22mvl4sWL8tRTT0nr1q1l27ZtUrBgQa/LQxR46aWX5K233pIZM2ZI9erVZcOGDdKzZ0+Jj4+XgQMHel0esrkTJ07IDTfcIM2aNZPPP/9cihcvLj/99JMUKlTI69IQJXr16iVbt26VWbNmSUJCgsyePVtatmwp27Ztk1KlSnldXljj8bYBGDRokHz66aeya9cunimNkDt69KgUL15cVq5cKTfddJPX5SAKtG3bVkqUKCHvvvvupaxTp05SoEABmTVrloeVIRoMGzZM/vvf/8rq1au9LgVR6Ny5cxIbGyuLFi2SNm3aXMrr1Kkjbdu2lTFjxnhYXfjjV6ey6MKFCzJ79mx58MEHaTLgiVOnTomISJEiRTyuBNGiSZMmsnz5ctm5c6eIiHz33XeyZs0auf322z2uDNFg8eLF0qBBA+ncubMUL15c6tatK1OnTvW6LESJixcvSnp6uuTLl8+R58+fX9asWeNRVZGDRiOLFi5cKCdPnpQePXp4XQqikM/nk8GDB0uTJk2kRo0aXpeDKPHkk09Kt27dpEqVKpI7d26pW7euDBo0SLp16+Z1aYgCP//8s0yePFkqVaokS5culT59+siAAQNk5syZXpeGKBAbGyuNGjWS0aNHS0pKiqSnp8vs2bPlm2++kYMHD3pdXtjjV6ey6JZbbpE8efLIJ5984nUpiEJ9+/aVzz77TNasWSOlS5f2uhxEiblz58rQoUPl5ZdflurVq0tycrIMGjRIJkyYIN27d/e6PGRzefLkkQYNGsjatWsvZQMGDJCkpCRZt26dh5UhWvz000/y4IMPyqpVqyRnzpxSr149ueaaa2TTpk2ybds2r8sLa2wGz4K9e/fKV199JR9//LHXpSAK9e/fXxYvXiyrVq2iyUBIDR06VIYNGyZdu3YVEZGaNWvK3r17Zdy4cTQaCLqSJUtKtWrVHFnVqlXlo48+8qgiRJsKFSrIypUr5cyZM5KamiolS5aUu+++W8qXL+91aWGPX53KgmnTpknx4sUdm4GAYPP5fNKvXz/5+OOP5euvv+aDDSF39uxZyZHD+XWRM2dOHm+LkLjhhhvUI7137twpZcuW9agiRKuCBQtKyZIl5cSJE7J06VJp37691yWFPe5ouJSRkSHTpk2T7t27S65c/GdD6PTt21fmzJkjixYtktjYWDl06JCIiMTHx0v+/Pk9rg7RoF27dvLCCy9ImTJlpHr16rJ582aZMGGCPPjgg16Xhijw2GOPSePGjWXs2LHSpUsX+fbbb2XKlCkyZcoUr0tDlFi6dKn4fD6pXLmy7N69W4YOHSqVK1eWnj17el1a2GOPhktffvml3HLLLbJjxw655pprvC4HUeTvnm42bdo0HkqAkEhLS5NnnnlGFixYIEeOHJGEhATp1q2bPPvss5InTx6vy0MU+PTTT2X48OGya9cuKV++vAwePFh69+7tdVmIEvPnz5fhw4fLgQMHpEiRItKpUyd54YUXJD4+3uvSwh6NBgAAAADr2KMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA62g0AAAAAFiXy82kjIwMSUlJkdjY2L89pRjRxefzSVpamiQkJEiOHMHtV1l/8BfK9SfCGoQT6w9e4zsYXsrK+nPVaKSkpEhiYqKV4pC97N+/X0qXLh3U92D94e+EYv2JsAZhxvqD1/gOhpfcrD9XjUZsbOylC8bFxV1+ZYh4qampkpiYeGltBBPrD/5Cuf5EWINwYv3Ba3wHw0tZWX+uGo0/b5XFxcWxyOAQituorD/8nVDdxmcNwoT1B6/xHQwvuVl/bAYHAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOtyeV0AAAAAEIm6deumsvXr16ts7ty5jnHDhg2DVlM44Y4GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADWsRk8hHbu3OkY9+nTR815//33VVayZMmg1YTosWLFCse4efPmao7P58v0dSIiTZs2tVUWAAARa8+ePa6y++67zzHetm2bmpM7d25bZYUN7mgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGBd0DeDp6Wlqez06dMqi4+Pd4wLFCgQtJq8smTJEsd45cqVas4777yjsuHDh6ssVy728ePvTZ8+XWUTJ050jHPmzKnmpKenq+yxxx5TWffu3R3jvn37qjmsUQDhbNy4cSobMWKEyp588kmVvfjii0GpCeFt//79Ktu4caOr1+7evdsxvnjxoprDZnAAAAAAcIFGAwAAAIB1NBoAAAAArAv6L1G/9NJLKjP9XuQrr7ziGJt+LzzS1a9fP9M5I0eOVFm3bt1UVrFiRRslIRsw7ceYOXOmyrZs2RLQ9U2vGzJkiGPcoUMHNads2bIBvR8iz969e1X2z3/+U2WTJk1yjP/44w81x/R5N2fOnMuoDvh//PeM+u9bExGJiYlR2WuvvaaySpUqOcYPPfTQ5RWHiHDy5EmVmT7HTPy/J/PmzWuhovDHHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKwLmxO1nn/+ecf46quvVnPat28fqnKC4vDhw16XgDBm2mSWnJzsGPfs2VPNOXr0qMrOnz+f6ftVqVJFZaYD+3bt2pXptRA93nvvPZWZHt5hemDF22+/7RibDr8yPRDj2WefVZlp/QJ/Mh2GNnnyZMfY7XdyiRIlVNaoUaPACkNE8V9HpocZuXXPPfc4xjlyRMff9UfHvyUAAACAkKLRAAAAAGAdjQYAAAAA62g0AAAAAFgXNpvB/U/s7NGjh5qzbNkylTVo0CBYJV2W06dPq+zVV18N6Frz589X2YgRIwK6FsLDwoULVTZlyhSV+a9502btnDlzBlTD0KFDVZaRkaGy3r17B3R9RJ4LFy6ozP9za9SoUWqOaTP4E088obJChQo5xps2bVJzTJvBY2NjVQb8L+vWrVPZsGHDArqW/yZyEZFq1aoFdC1EFv/Ptg8++MCjSiIXdzQAAAAAWEejAQAAAMA6Gg0AAAAA1tFoAAAAALAu6JvBy5cvH9DrUlNTVWY6Hfb9999XWeHChQN6T5tMpyl/++23HlQCr82ePVtlDzzwQEDX8vl8KjNtEA/0WiaBXh+RZ9q0aSp76qmnHOPXX39dzenfv39A7/fll1+qzHQKc6lSpQK6PqLDnj17VDZgwICArtWyZUuVNWvWLKBrIbJMnTpVZe+8844HlWQv3NEAAAAAYB2NBgAAAADraDQAAAAAWBf0PRqmg/dSUlJUZjqkyd/SpUtV9tFHH6msV69ermoLJtPvGVeoUMEx/umnn1xdq0uXLlZqQmj478kYOHCgmmM6ZC9fvnwqK168uGNsOgjyt99+c1WX//VNh6CZ9kYFeiAgwptp3TzzzDMq69y5s2P8j3/8I+D33Lt3r2Ns+p1oIKvatWunsh9++CHT18XHx6vMdJBp/vz5AysMYcu0H61fv34q8z/EtG7dumrO5s2b7RWWDXFHAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA64K+Gdy0kdR0kI7/wXumA+9M/vWvf6nszjvvdIyLFi3q6lo2HT58WGVuN38jcixcuFBl/ofxud1Mfd1116ls+fLljvH06dPVnN69e7u6/tixYx3jjh07qjmm6yPyXbx4UWU33HCDyvwfPiAiMnnyZMc4V67Avzbuu+8+x/jnn39Wc4YMGRLw9RGdtm7dqrKYmJhMX2d6sEGrVq2s1ITLY3rwSXJyssp27typMv/DkefNm6fmnDx50lUdEydOdIxvv/12NadixYqurhWtuKMBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1Qd8MbmI6jbNx48aOsdvN4N9//73K9u/f7xhfzmZw/1Mh3377bVev+/e//x3weyI8mTZKDxo0KNPXmU78Nm38fuONNwIpS2rVqqWyHj16qMzNic533XWXyqZMmaKypKQkd8UhLHz44Ycq27Fjh8r+85//qKxIkSIBveecOXNUtn79esfYdDo9m8HxvwwePDjg17Zs2dIxfvbZZy+3HASJ/89xIiIPPfSQykybwf2ZfuY0PUTFdCp8+fLlHeMDBw5k+n5w4o4GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADWebIZ3MR/M/iMGTMCvta6desc4zp16qg5a9eudZX5n045evTogOtyo2rVqiorXLhwUN8T7owaNUplZ86cyfR1I0aMUNnw4cMDqqFJkyYqu+2221RWokSJgK5/xRVXqMy0mR2RxfR5WrlyZZX5fw67dejQIZU99thjKktPT3eM+/Xrp+YEunaRPT366KOO8cKFC129rnbt2ip7//33HWM+28KX6Wch08N/3Dw4KC4uTmVlypQJrLDL4ObnheyIOxoAAAAArKPRAAAAAGAdjQYAAAAA68Jmj0avXr0c4xUrVqg5pgOgTPr27fs/x1nh8/kc45iYmICv5ca2bdtUZvqdVNPBNbAnOTlZZf77dUT075yLiGRkZASjJBERqVixYtCu/Xf8/wyImP+9Eb6++OILlZn2m+XOnTvTa6WmpqqsY8eOKjt69KjK+vTp4xgPGzYs0/dD9Pj2229V5v/9Z9oPZPLwww+rrFixYgHVhfCQN29eldWoUSOkNZgOGb3qqqtUZlqnixYtcoxNB+tmR9zRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAurDZDO7v8ccfV9kHH3zgQSVOwd4MbrJ+/XqVsRncrq1btzrGps2tJ06cUFnOnDmDVpMXTBvez58/r7Ls9u+d3SxfvjzTOe3bt3d1raVLlzrGjzzyiJqzd+9elVWqVEll48aNc4xNB2kher333nsqO3jwYKavMx3u5nZ9A1lRtGhRlZUrV05lps3gzZo1C0ZJYY87GgAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWBe2m8HDhf+GRtNm8Ntvv11lhQoVUtnzzz9vrS7YNWDAAMd4//79HlXirQ8//FBlSUlJHlSCy1G8eHHHOF++fGpOly5dVGZ6GID/Cd+m03lN+vbtq7L4+HhXr0X299prr6ns3XffVZmbB7B89dVXKktISAioLiBYSpYs6XUJnuCOBgAAAADraDQAAAAAWEejAQAAAMA6Gg0AAAAA1kXFZnDTSY6JiYkqGzJkiMq6desW0Htu3rxZZWwGz37Gjx/vdQkB2759u8qeeOIJV6/1PwnVtNkY3qlZs6Zj/Pbbb6s5po23derUUZn/Z2C/fv3UnPr166vMdII4opPp4RrvvPOOytLT01WWK5fzx5RevXqpOWz8RiTwf0hHtOCOBgAAAADraDQAAAAAWEejAQAAAMC6sN2jUaFCBZV1795dZT///LPKqlat6hg/+uijao7/7zCHsy+//FJlJ06ccIwLFy4cqnLwF6b9P+HKf09G+/bt1Zxjx46prESJEirzP9jPNAfh44EHHnCV+Xw+lQ0aNMgxPnz4sJrz0UcfqYx9O9Fr9+7djnG7du3UnB07dri61mOPPeYYv/TSS4EXhqi0a9culfn/DPV38ufP7xibvvMff/xxlQ0dOlRl/oef+o9FRM6ePauyp59+WmWdO3d2jO+44w41J1xwRwMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOvCdjN4XFycyt577z0PKvHegQMHVHbhwgUPKsm+/DfBmg6OMunRo4fKTJtsg+n06dOuali4cGGm1zI9hOHTTz9VWeXKld0Vh4iycuVKlb3xxhuOsWlj4rXXXhu0mhB5/B884Xbjt4lpIzmik+nnnp9++kllU6dOdYzfeustNefcuXOu3jNPnjyOccGCBdUctxvL/TdwFytWTM0x/TueOnVKZVdddZVjzGZwAAAAAFGFRgMAAACAdTQaAAAAAKyj0QAAAABgXdhuBo90hQoVUlnJkiUd44MHDwZ8/eHDhzvGU6ZMUXNy5eJ/r1v+G1y///57NSc1NdXVtZo1a+YYx8TEqDmmU7lNG6zHjx/vGJtObj5//rzKkpKSVOa/iW3EiBFqTseOHV3VheypW7duKitVqpRj/MQTT4SqHEQot5tj/d18880qq169+mVWg0h0+PBhlQ0cOFBl8+bNs/ae/husRfT3d40aNdSc2rVrW6vBre7du4f8PQPFHQ0AAAAA1tFoAAAAALCORgMAAACAdTQaAAAAAKxjt3CQlC9fXmUfffSRY3znnXeqOaYNUCYzZsxwjP1P7xVhM3hWtGjRwjH++OOP1RzTRmnTBnH/05Vz5syp5qxevTqrJYqI+cRy0/VvuukmlflvHgv1CeYILxs2bFDZ8ePHVTZx4kTH+IorrghaTcgennnmmYBe9+ijj6qscOHCl1sOItCcOXNUFujG7zZt2qhsyJAhKrvhhhtUljt37oDeE/+HOxoAAAAArKPRAAAAAGAdjQYAAAAA6/gl/hBq2LChY7xo0SI1p127dio7evRoptc2/b5106ZNs1Ad/sr03850iJ/poMTRo0cHpSYR84FCpv0Yb7/9tsri4+ODUhPC3++//66y3r17q8z/cD4Rkfvvvz8oNSF72Lp1q8rOnDmT6etGjhypsk6dOtkoCdmAaQ/rtGnTVJaQkKCyu+++2zHu2bOnvcKQZdzRAAAAAGAdjQYAAAAA62g0AAAAAFhHowEAAADAOjaDe+jaa69V2YQJE1T28ssvq6xt27aOcYMGDewVBiPTRtnnn39eZVdffbVjbPr/t2PHDpVVqVJFZUOHDv2f1xYRadKkiS4W+AvTJsrvvvvOVVawYMGg1ITs4ZtvvlFZWlpapq/LmzevymJiYqzUhMhXrlw5lZkeyILwxx0NAAAAANbRaAAAAACwjkYDAAAAgHU0GgAAAACsi/H5fL7MJqWmpkp8fLycOnVK4uLiQlEXwlwo1wTrD/5CvSYifQ1WrVpVZfny5VNZUlKSynLl4pkh/lh//1vZsmUd47Nnz6o5X375pcrq1q0btJqyG76D4aWsrAnuaAAAAACwjkYDAAAAgHU0GgAAAACso9EAAAAAYB27/AAgmztx4oTKnn32WZWx8Rs27N271+sSAIQJ7mgAAAAAsI5GAwAAAIB1NBoAAAAArOMXcgEgmzt06JDXJQAAohB3NAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArKPRAAAAAGAdjQYAAAAA61wd2Ofz+UREJDU1NajFIHL8uRb+XBvBxPqDv1Cuv7++D2sQIqw/eI/vYHgpK+vPVaORlpYmIiKJiYmXURayo7S0NImPjw/6e4iw/qCFYv39+T4irEE4sf7gNb6D4SU36y/G56IdycjIkJSUFImNjZWYmBhrBSJy+Xw+SUtLk4SEBMmRI7i/gcf6g79Qrj8R1iCcWH/wGt/B8FJW1p+rRgMAAAAAsoLN4AAAAACso9EAAAAAYB2NBgAAAADraDQAAAAAWEejAQAAAMA6Go0AjBs3TmJiYmTQoEFel4IoMmnSJClfvrzky5dP6tevL6tXr/a6JESRtLQ0GTRokJQtW1by588vjRs3lqSkJK/LQpRYtWqVtGvXThISEiQmJkYWLlzodUmIIqy/wNFoZFFSUpJMmTJFatWq5XUpiCLz5s2TQYMGyVNPPSWbN2+WG2+8UW677TbZt2+f16UhSvTq1UuWLVsms2bNki1btkjr1q2lZcuW8uuvv3pdGqLAmTNnpHbt2vLmm296XQqiEOsvcJyjkQWnT5+WevXqyaRJk2TMmDFSp04dee2117wuC1GgYcOGUq9ePZk8efKlrGrVqtKhQwcZN26ch5UhGpw7d05iY2Nl0aJF0qZNm0t5nTp1pG3btjJmzBgPq0O0iYmJkQULFkiHDh28LgVRiPWXNdzRyIK+fftKmzZtpGXLll6Xgihy4cIF2bhxo7Ru3dqRt27dWtauXetRVYgmFy9elPT0dMmXL58jz58/v6xZs8ajqgAA4S6X1wVEirlz58qmTZv4nWSE3LFjxyQ9PV1KlCjhyEuUKCGHDh3yqCpEk9jYWGnUqJGMHj1aqlatKiVKlJAPPvhAvvnmG6lUqZLX5QEAwhR3NFzYv3+/DBw4UGbPnq3+Rg8IlZiYGMfY5/OpDAiWWbNmic/nk1KlSknevHll4sSJcs8990jOnDm9Lg0AEKZoNFzYuHGjHDlyROrXry+5cuWSXLlyycqVK2XixImSK1cuSU9P97pEZGNXXnml5MyZU929OHLkiLrLAQRLhQoVZOXKlXL69GnZv3+/fPvtt/LHH39I+fLlvS4NABCmaDRcaNGihWzZskWSk5Mv/dOgQQO59957JTk5mb/RQ1DlyZNH6tevL8uWLXPky5Ytk8aNG3tUFaJVwYIFpWTJknLixAlZunSptG/f3uuSAABhij0aLsTGxkqNGjUcWcGCBaVo0aIqB4Jh8ODBcv/990uDBg2kUaNGMmXKFNm3b5/06dPH69IQJZYuXSo+n08qV64su3fvlqFDh0rlypWlZ8+eXpeGKHD69GnZvXv3pfEvv/wiycnJUqRIESlTpoyHlSEasP4CR6MBRIC7775bjh8/LqNGjZKDBw9KjRo1ZMmSJVK2bFmvS0OUOHXqlAwfPlwOHDggRYoUkU6dOskLL7wguXPn9ro0RIENGzZIs2bNLo0HDx4sIiLdu3eX6dOne1QVogXrL3CcowEAAADAOvZoAAAAALCORgMAAACAdTQaAAAAAKyj0QAAAABgHY0GAAAAAOtoNAAAAABYR6MBAAAAwDoaDQAAAADW0WgAAAAAsI5GAwAAAIB1NBoAAAAArPv/AO3ZQoJWFwzeAAAAAElFTkSuQmCC",
      "text/plain": [
       "<Figure size 1000x1000 with 25 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "numbers_to_display = 25\n",
    "num_cells = math.ceil(math.sqrt(numbers_to_display))\n",
    "plt.figure(figsize=(10,10))\n",
    "for i in range(numbers_to_display):\n",
    "    plt.subplot(num_cells, num_cells, i+1)\n",
    "    plt.xticks([])\n",
    "    plt.yticks([])\n",
    "    plt.grid(False)\n",
    "    plt.imshow(x_train[i], cmap=plt.cm.binary)\n",
    "    plt.xlabel(y_train[i])\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Reshaping the data\n",
    "\n",
    "In order to use convolution layers we need to reshape our data and add a color channel to it. As you've noticed currently every digit has a shape of `(28, 28)` which means that it is a 28x28 matrix of color values form `0` to `255`. We need to reshape it to `(28, 28, 1)` shape so that each pixel potentially may have multiple channels (like Red, Green and Blue)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "x_train_with_chanels = x_train.reshape(\n",
    "    x_train.shape[0],\n",
    "    IMAGE_WIDTH,\n",
    "    IMAGE_HEIGHT,\n",
    "    IMAGE_CHANNELS\n",
    ")\n",
    "\n",
    "x_test_with_chanels = x_test.reshape(\n",
    "    x_test.shape[0],\n",
    "    IMAGE_WIDTH,\n",
    "    IMAGE_HEIGHT,\n",
    "    IMAGE_CHANNELS\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "x_train_with_chanels: (60000, 28, 28, 1)\n",
      "x_test_with_chanels: (10000, 28, 28, 1)\n"
     ]
    }
   ],
   "source": [
    "print('x_train_with_chanels:', x_train_with_chanels.shape)\n",
    "print('x_test_with_chanels:', x_test_with_chanels.shape)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Normalize the data\n",
    "\n",
    "Here we're just trying to move from values range of `[0...255]` to `[0...1]`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "x_train_normalized = x_train_with_chanels / 255\n",
    "x_test_normalized = x_test_with_chanels / 255"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.18039216],\n",
       "       [0.50980392],\n",
       "       [0.71764706],\n",
       "       [0.99215686],\n",
       "       [0.99215686],\n",
       "       [0.81176471],\n",
       "       [0.00784314],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ],\n",
       "       [0.        ]])"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Let's check just one row from the 0th image to see color chanel values after normalization.\n",
    "x_train_normalized[0][18]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Build the model\n",
    "\n",
    "We will use [Sequential](https://www.tensorflow.org/api_docs/python/tf/keras/Sequential?version=stable) Keras model.\n",
    "\n",
    "Then we will have two pairs of [Convolution2D](https://www.tensorflow.org/api_docs/python/tf/keras/layers/Conv2D?version=stable) and [MaxPooling2D](https://www.tensorflow.org/api_docs/python/tf/keras/layers/MaxPool2D?version=stable) layers. The MaxPooling layer acts as a sort of downsampling using max values in a region instead of averaging.\n",
    "\n",
    "After that we will use [Flatten](https://www.tensorflow.org/api_docs/python/tf/keras/layers/Flatten?version=stable) layer to convert multidimensional parameters to vector.\n",
    "\n",
    "The las layer will be a [Dense](https://www.tensorflow.org/api_docs/python/tf/keras/layers/Dense?version=stable) layer with `10` [Softmax](https://www.tensorflow.org/api_docs/python/tf/keras/activations/softmax?version=stable) outputs. The output represents the network guess. The 0-th output represents a probability that the input digit is `0`, the 1-st output represents a probability that the input digit is `1` and so on...\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-07-07 17:52:44.845408: E tensorflow/compiler/xla/stream_executor/cuda/cuda_driver.cc:266] failed call to cuInit: CUDA_ERROR_NO_DEVICE: no CUDA-capable device is detected\n"
     ]
    }
   ],
   "source": [
    "\n",
    "\n",
    "\n",
    "model = tf.keras.models.Sequential()\n",
    "\n",
    "model.add(tf.keras.layers.Convolution2D(\n",
    "    input_shape=(IMAGE_WIDTH, IMAGE_HEIGHT, IMAGE_CHANNELS),\n",
    "    kernel_size=5,\n",
    "    filters=8,\n",
    "    strides=1,\n",
    "    activation=tf.keras.activations.relu,\n",
    "    kernel_initializer=tf.keras.initializers.VarianceScaling(),\n",
    "    name= 'conv1'\n",
    "))\n",
    "\n",
    "\n",
    "model.add(tf.keras.layers.MaxPooling2D(\n",
    "    pool_size=(2, 2),\n",
    "    strides=(2, 2),\n",
    "    name= 'pool_1'\n",
    "))\n",
    "\n",
    "model.add(tf.keras.layers.Convolution2D(\n",
    "    kernel_size=5,\n",
    "    filters=16,\n",
    "    strides=1,\n",
    "    activation=tf.keras.activations.relu,\n",
    "    kernel_initializer=tf.keras.initializers.VarianceScaling(),\n",
    "    name= 'conv2'\n",
    "))\n",
    "\n",
    "model.add(tf.keras.layers.MaxPooling2D(\n",
    "    pool_size=(2, 2),\n",
    "    strides=(2, 2),\n",
    "    name= 'pool_2'\n",
    "))\n",
    " \n",
    "\n",
    "model.add(tf.keras.layers.Flatten())\n",
    "\n",
    "model.add(tf.keras.layers.Dense(\n",
    "    units=10,\n",
    "    activation=tf.keras.activations.relu,\n",
    "    name = 'dense1'\n",
    "));\n",
    "\n",
    "model.add(tf.keras.layers.Dropout(0.2, name ='dropout1' ))\n",
    "\n",
    "model.add(tf.keras.layers.Dense(\n",
    "    units=10,\n",
    "    activation=tf.keras.activations.softmax,\n",
    "    kernel_initializer=tf.keras.initializers.VarianceScaling() ,\n",
    "    name = 'output'\n",
    "))\n",
    "\n",
    "\n",
    "######################################################################################################\n",
    "# filters_per_conv_layer = [16, 16, 24]\n",
    "# x = x_in = Input(IMAGE_WIDTH, IMAGE_HEIGHT, IMAGE_CHANNELS)\n",
    "\n",
    "# for i, f in enumerate(filters_per_conv_layer):\n",
    "#     print(('Adding convolutional block {} with N={} filters').format(i, f))\n",
    "#     x = Conv2D(\n",
    "#         int(f),\n",
    "#         kernel_size=(5),\n",
    "#         strides=(1, 1),\n",
    "#         kernel_initializer=tf.keras.initializers.VarianceScaling(),\n",
    "#         name='conv_{}'.format(i),\n",
    "#     )(x)\n",
    "#     x = Activation('relu', name='conv_act_%i' % i)(x)\n",
    "#     x = MaxPooling2D(pool_size=(2, 2),strides =(2,2) , name='pool_{}'.format(i))(x)\n",
    "#     x = Conv2D(\n",
    "#         int(f),\n",
    "#         kernel_size=(3),\n",
    "#         strides=(1, 1),\n",
    "#         kernel_initializer=tf.keras.initializers.VarianceScaling(),\n",
    "#         name='conv_{}'.format(i),\n",
    "#     )(x)\n",
    "        \n",
    "        \n",
    "#     x = BatchNormalization(name='bn_conv_{}'.format(i))(x)\n",
    "#     x = Activation('relu', name='conv_act_%i' % i)(x)\n",
    "#     x = MaxPooling2D(pool_size=(2, 2), name='pool_{}'.format(i))(x)\n",
    "# x = Flatten()(x)\n",
    "\n",
    "# for i, n in enumerate(neurons_per_dense_layer):\n",
    "#     print(('Adding dense block {} with N={} neurons').format(i, n))\n",
    "#     x = Dense(n, kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), name='dense_%i' % i, use_bias=False)(x)\n",
    "#     x = BatchNormalization(name='bn_dense_{}'.format(i))(x)\n",
    "#     x = Activation('relu', name='dense_act_%i' % i)(x)\n",
    "# x = Dense(int(n_classes), name='output_dense')(x)\n",
    "# x_out = Activation('softmax', name='output_softmax')(x)\n",
    "\n",
    "# model = Model(inputs=[x_in], outputs=[x_out], name='keras_baseline')\n",
    " "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Here is our model summary so far."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"sequential\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " conv1 (Conv2D)              (None, 24, 24, 8)         208       \n",
      "                                                                 \n",
      " pool_1 (MaxPooling2D)       (None, 12, 12, 8)         0         \n",
      "                                                                 \n",
      " conv2 (Conv2D)              (None, 8, 8, 16)          3216      \n",
      "                                                                 \n",
      " pool_2 (MaxPooling2D)       (None, 4, 4, 16)          0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 256)               0         \n",
      "                                                                 \n",
      " dense1 (Dense)              (None, 10)                2570      \n",
      "                                                                 \n",
      " dropout1 (Dropout)          (None, 10)                0         \n",
      "                                                                 \n",
      " output (Dense)              (None, 10)                110       \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 6,104\n",
      "Trainable params: 6,104\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "model.summary()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In order to plot the model the `graphviz` should be installed. For Mac OS it may be installed using `brew` like `brew install graphviz`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You must install pydot (`pip install pydot`) and install graphviz (see instructions at https://graphviz.gitlab.io/download/) for plot_model to work.\n"
     ]
    }
   ],
   "source": [
    "tf.keras.utils.plot_model(\n",
    "    model,\n",
    "    show_shapes=True,\n",
    "    show_layer_names=True,\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compile the model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "adam_optimizer = tf.keras.optimizers.Adam(learning_rate=0.001)\n",
    "\n",
    "model.compile(\n",
    "    optimizer=adam_optimizer,\n",
    "    loss=tf.keras.losses.sparse_categorical_crossentropy,\n",
    "    metrics=['accuracy']\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Train the model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/10\n",
      "1875/1875 [==============================] - 5s 2ms/step - loss: 0.7516 - accuracy: 0.7264 - val_loss: 0.1660 - val_accuracy: 0.9626\n",
      "Epoch 2/10\n",
      "1875/1875 [==============================] - 4s 2ms/step - loss: 0.4156 - accuracy: 0.8494 - val_loss: 0.1122 - val_accuracy: 0.9711\n",
      "Epoch 3/10\n",
      "1875/1875 [==============================] - 4s 2ms/step - loss: 0.3465 - accuracy: 0.8758 - val_loss: 0.0883 - val_accuracy: 0.9773\n",
      "Epoch 4/10\n",
      "1875/1875 [==============================] - 4s 2ms/step - loss: 0.3161 - accuracy: 0.8921 - val_loss: 0.0741 - val_accuracy: 0.9788\n",
      "Epoch 5/10\n",
      "1875/1875 [==============================] - 4s 2ms/step - loss: 0.2872 - accuracy: 0.9038 - val_loss: 0.0826 - val_accuracy: 0.9777\n",
      "Epoch 6/10\n",
      "1875/1875 [==============================] - 4s 2ms/step - loss: 0.2707 - accuracy: 0.9067 - val_loss: 0.0601 - val_accuracy: 0.9847\n",
      "Epoch 7/10\n",
      "1875/1875 [==============================] - 5s 2ms/step - loss: 0.2532 - accuracy: 0.9109 - val_loss: 0.0581 - val_accuracy: 0.9850\n",
      "Epoch 8/10\n",
      "1875/1875 [==============================] - 4s 2ms/step - loss: 0.2488 - accuracy: 0.9158 - val_loss: 0.0540 - val_accuracy: 0.9867\n",
      "Epoch 9/10\n",
      "1875/1875 [==============================] - 4s 2ms/step - loss: 0.2395 - accuracy: 0.9190 - val_loss: 0.0586 - val_accuracy: 0.9827\n",
      "Epoch 10/10\n",
      "1875/1875 [==============================] - 4s 2ms/step - loss: 0.2349 - accuracy: 0.9184 - val_loss: 0.0604 - val_accuracy: 0.9832\n"
     ]
    }
   ],
   "source": [
    "log_dir=\".logs/fit/\" + datetime.datetime.now().strftime(\"%Y%m%d-%H%M%S\")\n",
    "tensorboard_callback = tf.keras.callbacks.TensorBoard(log_dir=log_dir, histogram_freq=1)\n",
    "\n",
    "training_history = model.fit(\n",
    "    x_train_normalized,\n",
    "    y_train,\n",
    "    epochs=10,\n",
    "    validation_data=(x_test_normalized, y_test),\n",
    "    callbacks=[tensorboard_callback]\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's see how the loss function was changing during the training. We expect it to get smaller and smaller on every next epoch."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.legend.Legend at 0x7f1e75371a50>"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAjcAAAGwCAYAAABVdURTAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAABSaElEQVR4nO3dd3hUdd428PvMJDPJpEz6ECCFnpAAkgRDQJpIKC4rouKDSrEhvkiR1RUWXRVZYhfUhwgoorsWHhWV3UUhSgelhCqQQk2ACSlAemYyM+f9Y5IhQwpJmORMuT/Xda5kzpzyncTd3PzaEURRFEFERETkJGRSF0BERERkSww3RERE5FQYboiIiMipMNwQERGRU2G4ISIiIqfCcENEREROheGGiIiInIqb1AW0N5PJhEuXLsHHxweCIEhdDhERETWDKIooLS1Fx44dIZM13TbjcuHm0qVLCAsLk7oMIiIiaoXc3Fx07ty5yWNcLtz4+PgAMP9wfH19Ja6GiIiImqOkpARhYWGWv+NNcblwU9sV5evry3BDRETkYJozpIQDiomIiMipMNwQERGRU2G4ISIiIqficmNuiIjI/hmNRlRXV0tdBrUzhUJx02nezcFwQ0REdkMUReTl5eHatWtSl0ISkMlk6NKlCxQKxS1dh+GGiIjsRm2wCQkJgUql4mKrLqR2kV2tVovw8PBb+t0z3BARkV0wGo2WYBMYGCh1OSSB4OBgXLp0CQaDAe7u7q2+DgcUExGRXagdY6NSqSSuhKRS2x1lNBpv6ToMN0REZFfYFeW6bPW7Z7ghIiIip8JwQ0RERE6F4YaIiMiOREZGYtmyZc0+ftu2bRAEgdPn62C4saGSqmocyb0mdRlERNSOhg8fjnnz5tnsevv378eMGTOaffygQYOg1WqhVqttVkNbsPXPqSkMNzZy9MI1xL+Whic+PwCTSZS6HCIisiOiKMJgMDTr2ODg4BbNGFMoFOjQoQMHYtfBcGMjvTr4QOkmR0GpDocvXJO6HCIipyCKIir0hnbfRLF5/0idPn06tm/fjuXLl0MQBAiCgHPnzlm6ijZt2oSEhAQolUrs3LkTp0+fxj333AONRgNvb28MGDAAv/zyi9U1b+yWEgQBH3/8Me69916oVCr06NEDGzZssLx/Y7fU2rVr4efnh02bNiE6Ohre3t4YM2YMtFqt5RyDwYA5c+bAz88PgYGBeOGFFzBt2jRMmDCh0c96/vx5jB8/Hv7+/vDy8kJMTAw2btxoef/EiRMYN24cvL29odFoMGXKFBQWFjb5c2orXMTPRpRucgzvFYz/HNUi7cRlxIX7S10SEZHDq6w2ovffN7X7fU8sHg2V4uZ/IpcvX46srCzExsZi8eLFAMwtL7V/uP/617/i7bffRteuXeHn54cLFy5g3LhxWLJkCTw8PPDZZ59h/PjxyMzMRHh4eKP3efXVV/Hmm2/irbfewgcffICHH34Y58+fR0BAQIPHV1RU4O2338Y///lPyGQyPPLII3juuefwxRdfAADeeOMNfPHFF/j0008RHR2N5cuX44cffsCIESMarWHWrFnQ6/XYsWMHvLy8cOLECXh7ewMAtFothg0bhieffBLvvvsuKisr8cILL2DSpEnYsmVLoz+ntsJwY0Ojemvwn6NabD6ehxfGREldDhERtTG1Wg2FQgGVSoUOHTrUe3/x4sUYNWqU5XVgYCD69etneb1kyRJ8//332LBhA5555plG7zN9+nRMnjwZALB06VJ88MEH2LdvH8aMGdPg8dXV1fjoo4/QrVs3AMAzzzxjCRUA8MEHH2DhwoW49957AQAffvihVStMQ3JycnDfffehT58+AICuXbta3ktNTUVcXByWLl1q2bdmzRqEhYUhKysLPXv2bPLnZGsMNzY0vFcI3GQCTheU40xBGboGe0tdEhGRQ/N0l+PE4tGS3NcWEhISrF6Xl5fj1VdfxX/+8x/LYwYqKyuRk5PT5HX69u1r+d7Lyws+Pj7Iz89v9HiVSmUJNgAQGhpqOb64uBiXL1/G7bffbnlfLpcjPj4eJpOp0WvOmTMHTz/9NDZv3oy77roL9913n6Wu9PR0bN261dKSU9fp06fRs2fPJj+frTHc2JDa0x0DuwZi16lCpJ24jKeGMdwQEd0KQRCa1T1kr7y8vKxeP//889i0aRPefvttdO/eHZ6enrj//vuh1+ubvM6Nz1kSBKHJINLQ8TeOI7pxAPLNxhk98cQTGD16NP773/9i8+bNSElJwTvvvIPZs2fDZDJh/PjxeOONN+qdFxoa2uR12wIHFNtYcowGAJB24rLElRARUXtQKBTNfhbSzp07MX36dNx7773o06cPOnTo0KYDaxuiVquh0Wiwb98+yz6j0YhDhw7d9NywsDDMnDkT69evx1/+8hesXr0aABAXF4fjx48jMjIS3bt3t9pqA15Lfk63iuHGxu6KNoeb9JyrKCjVSVwNERG1tcjISOzduxfnzp1DYWFhky0q3bt3x/r163H48GEcOXIEDz30UJPHt5XZs2cjJSUFP/74IzIzMzF37lxcvXq1yenk8+bNw6ZNm3D27FkcPHgQW7ZsQXR0NADzYOMrV65g8uTJ2LdvH86cOYPNmzfjscceswSalvycbhXDjY119PNEbCdfiCKwJYOtN0REzu65556DXC5H7969ERwc3OT4mffeew/+/v4YNGgQxo8fj9GjRyMuLq4dqzV74YUXMHnyZEydOhVJSUnw9vbG6NGj4eHh0eg5RqMRs2bNQnR0NMaMGYNevXphxYoVAICOHTti9+7dMBqNGD16NGJjYzF37lyo1WrIZOao0ZKf060SxOZO5ncSJSUlUKvVKC4uhq+vb5vcY/kv2XjvlyzcFR2Cj6cNaJN7EBE5m6qqKpw9exZdunRp8o8s2Z7JZEJ0dDQmTZqE1157TbI6mvpvoCV/v9ly0wZqx93szC5Ehb55K1ISERG1l/Pnz2P16tXIysrCsWPH8PTTT+Ps2bN46KGHpC7NJhhu2kBUBx909veEzmDCjqxCqcshIiKyIpPJsHbtWgwYMACDBw/GsWPH8Msvv1jG0Dg6x51fZ8cEQcCo3hp8uvsc0k5cxpjYtl+wiIiIqLnCwsKwe/duqctoM2y5aSOjepu7prZkXIbB2P4j4YmIiFwVw00buT0yAGpPd1ytqEb6+atSl0NEROQyGG7aiJtchpFRIQCAzVzQj4iIqN0w3LSh2q6ptBOXb7qsNREREdkGw00bGtozGAo3GXKuVCDrcpnU5RAREbkEhps25KV0wx3dgwAAaSfyJK6GiIjINTDctLHarimOuyEick7Dhw/HvHnzbHrN6dOnY8KECTa95o3OnTsHQRBw+PDhNr2PFBhu2tjI6BAIAnD0QjHyiqukLoeIiMjpMdy0sRAfD/QP8wMApJ1k6w0RkTOZPn06tm/fjuXLl0MQBAiCgHPnzgEATpw4gXHjxsHb2xsajQZTpkxBYeH1Veu//fZb9OnTB56enggMDMRdd92F8vJyvPLKK/jss8/w448/Wq65bdu2Bu/f2DVqffrpp4iOjoaHhweioqIsD7oEgC5dugAA+vfvD0EQMHz4cJv/fKQiebhZsWKF5QFZ8fHx2LlzZ6PHTp8+3fKLrrvFxMS0Y8UtN6q3eYXiNHZNERG1jCgC+vL235o5w3X58uVISkrCk08+Ca1WC61Wi7CwMGi1WgwbNgy33XYbDhw4gJ9//hmXL1/GpEmTAABarRaTJ0/GY489hpMnT2Lbtm2YOHEiRFHEc889h0mTJmHMmDGWaw4aNKjevZu6BgCsXr0aixYtwj/+8Q+cPHkSS5cuxUsvvYTPPvsMALBv3z4AwC+//AKtVov169fb4jdmFyR9/MK6deswb948rFixAoMHD8bKlSsxduxYnDhxAuHh4fWOX758OV5//XXLa4PBgH79+uGBBx5oz7JbbFRvDd74OQO/nS5ESVU1fD3cpS6JiMgxVFcASzu2/33/dglQeN30MLVaDYVCAZVKhQ4drj9qJzU1FXFxcVi6dKll35o1axAWFoasrCyUlZXBYDBg4sSJiIiIAAD06dPHcqynpyd0Op3VNW+k1WqbvMZrr72Gd955BxMnTgRgbqk5ceIEVq5ciWnTpiE4OBgAEBgY2OR9HJGkLTfvvvsuHn/8cTzxxBOIjo7GsmXLEBYWhtTU1AaPV6vV6NChg2U7cOAArl69ikcffbSdK2+Z7iHe6BrkhWqjiO2ZBVKXQ0REbSw9PR1bt26Ft7e3ZYuKigIAnD59Gv369cPIkSPRp08fPPDAA1i9ejWuXm3ZavZNXaOgoAC5ubl4/PHHrWpYsmQJTp8+bfPPa28ka7nR6/VIT0/HggULrPYnJydjz549zbrGJ598grvuusuSWBui0+mg0+ksr0tKSlpX8C0aFaPByu1nkHbiMsb3k+BfIUREjshdZW5FkeK+t8BkMmH8+PF444036r0XGhoKuVyOtLQ07NmzB5s3b8YHH3yARYsWYe/evZaxMDfT1DVUKnP9q1evRmJiYr3znJ1kLTeFhYUwGo3QaDRW+zUaDfLybr4mjFarxU8//YQnnniiyeNSUlKgVqstW1hY2C3V3VrJNVPCt2bmQ2/ggzSJiJpFEMzdQ+29CUKzS1QoFDAajVb74uLicPz4cURGRqJ79+5Wm5eXV81HEzB48GC8+uqrOHToEBQKBb7//vtGr9nwj6fha2g0GnTq1Alnzpypd//a8KRQKACgWfdxNJIPKBZu+A9IFMV6+xqydu1a+Pn53XQdgIULF6K4uNiy5ebm3kq5rXZbmD+CvBUorTJg79kiSWogIiLbi4yMxN69e3Hu3DkUFhbCZDJh1qxZuHLlCiZPnox9+/bhzJkz2Lx5Mx577DEYjUbs3bsXS5cuxYEDB5CTk4P169ejoKAA0dHRlmsePXoUmZmZKCwsRHV1db373uwar7zyClJSUrB8+XJkZWXh2LFj+PTTT/Huu+8CAEJCQuDp6WkZ7FxcXNx+P7Q2Jlm4CQoKglwur9dKk5+fX68150aiKGLNmjWYMmWKJXk2RqlUwtfX12qTglwmYGTU9WdNERGRc3juuecgl8vRu3dvBAcHIycnBx07dsTu3bthNBoxevRoxMbGYu7cuVCr1ZDJZPD19cWOHTswbtw49OzZEy+++CLeeecdjB07FgDw5JNPolevXkhISEBwcDB2795d7743u8YTTzyBjz/+GGvXrkWfPn0wbNgwrF271tJy4+bmhvfffx8rV65Ex44dcc8997TfD62NCaKET3RMTExEfHy81bz73r1745577kFKSkqj523btg0jRozAsWPHEBsb26J7lpSUQK1Wo7i4uN2Dzq8nL+Pxzw6go9oDuxfc2awWKiIiV1FVVYWzZ89algch19PUfwMt+fstabfU/Pnz8fHHH2PNmjU4efIknn32WeTk5GDmzJkAzF1KU6dOrXfeJ598gsTExBYHG6kN7h4ET3c5LhVX4fglaQY2ExEROTtJ17l58MEHUVRUhMWLF0Or1SI2NhYbN260zH7SarXIycmxOqe4uBjfffcdli9fLkXJt8TDXY6hPYOw6fhlbD6eh9hOaqlLIiIicjqSdktJQcpuKQD4Nv0CnvvmCKI6+ODneUPb/f5ERPaK3VLkFN1SrmhkVAhkApCRV4rcKxVSl0NEROR0GG7amb+XAgMiAwBw1hQRUUNcrEOB6rDV757hRgKjahb023zi5osVEhG5Cnd383P3KirYqu2q9Ho9gFtfRVnSAcWuKrl3Byz570nsP3cV1yr08FM1vVYPEZErkMvl8PPzQ35+PgBApVJxyQwXYjKZUFBQAJVKBTe3W4snDDcSCA9UIaqDDzLySrElIx8T4zpLXRIRkV2ofTp1bcAh1yKTyRAeHn7LoZbhRiKjemuQkVeKtBOXGW6IiGoIgoDQ0FCEhIQ0+MgBcm4KhQIy2a2PmGG4kcio3hp8sOUUtmcVoKraCA93539KKxFRc8nlcpd4ejW1DQ4olkifTmp08PVAhd6IPacLpS6HiIjIaTDcSEQQBMusKU4JJyIish2GGwldDzf5MJm4rgMREZEtMNxIaGDXQPgo3VBYpsOh3GtSl0NEROQUGG4kpHCTYVivYADsmiIiIrIVhhuJJceY13RI42rFRERENsFwI7HhvYLhLhdwuqAcpwvKpC6HiIjI4THcSMzXwx0DuwYCYNcUERGRLTDc2AFOCSciIrIdhhs7cFe0OdwczLmKglKdxNUQERE5NoYbO9DRzxN9OqkhisCWDLbeEBER3QqGGztR2zW1+TjDDRER0a1guLETteFm16lCVOgNEldDRETkuBhu7ERUBx+EBXhCZzBhRxYfpElERNRaDDd2QhAEjIquXdCPXVNEREStxXBjR2q7pn7NuAyD0SRxNURERI6J4caODIj0h5/KHdcqqnHg/FWpyyEiInJIDDd2xE0uw51RIQDYNUVERNRaDDd2JrnOasWiKEpcDRERkeNhuLEzQ3oEQ+EmQ86VCmReLpW6HCIiIofDcGNnvJRuGNI9CACQxgX9iIiIWozhxg5ZHqR5kuGGiIiopRhu7NDIaA0EATh6oRja4kqpyyEiInIoDDd2KNhHif5hfgCAXzhrioiIqEUYbuxUcox5teLNDDdEREQtwnBjp2rH3fx+pgglVdUSV0NEROQ4GG7sVLdgb3QN9kK1UcT2zAKpyyEiInIYDDd2rLb1hl1TREREzcdwY8eSe5vH3WzLyIfewAdpEhERNQfDjR3rH+aHIG8lSnUG7D1bJHU5REREDkHycLNixQp06dIFHh4eiI+Px86dO5s8XqfTYdGiRYiIiIBSqUS3bt2wZs2adqq2fclkAu6K5oM0iYiIWkLScLNu3TrMmzcPixYtwqFDhzBkyBCMHTsWOTk5jZ4zadIk/Prrr/jkk0+QmZmJr776ClFRUe1YdfsaxQdpEhERtYggSvgXMzExEXFxcUhNTbXsi46OxoQJE5CSklLv+J9//hn/8z//gzNnziAgIKBV9ywpKYFarUZxcTF8fX1bXXt7qao2Iu61NFTojfj3M3egT2e11CURERG1u5b8/Zas5Uav1yM9PR3JyclW+5OTk7Fnz54Gz9mwYQMSEhLw5ptvolOnTujZsyeee+45VFY2/ogCnU6HkpISq82ReLjLMbRHMAAg7USexNUQERHZP8nCTWFhIYxGIzQajdV+jUaDvLyG/4ifOXMGu3btwh9//IHvv/8ey5Ytw7fffotZs2Y1ep+UlBSo1WrLFhYWZtPP0R44JZyIiKj5JB9QLAiC1WtRFOvtq2UymSAIAr744gvcfvvtGDduHN59912sXbu20dabhQsXori42LLl5uba/DO0tTujQiCXCcjIK0XulQqpyyEiIrJrkoWboKAgyOXyeq00+fn59VpzaoWGhqJTp05Qq6+PO4mOjoYoirhw4UKD5yiVSvj6+lptjsbfS4EBkf4A2HpDRER0M5KFG4VCgfj4eKSlpVntT0tLw6BBgxo8Z/Dgwbh06RLKysos+7KysiCTydC5c+c2rVdqo2oW9OO4GyIioqZJ2i01f/58fPzxx1izZg1OnjyJZ599Fjk5OZg5cyYAc5fS1KlTLcc/9NBDCAwMxKOPPooTJ05gx44deP755/HYY4/B09NTqo/RLpJrxt3sP3cVV8v1EldDRERkv9ykvPmDDz6IoqIiLF68GFqtFrGxsdi4cSMiIiIAAFqt1mrNG29vb6SlpWH27NlISEhAYGAgJk2ahCVLlkj1EdpNWIAKUR18kJFXii0Z+bgv3rlbqoiIiFpL0nVupOBo69zU9e7mTLy/5RTGxHTAR1PipS6HiIio3TjEOjfUcrXjbnZkF6Cq2ihxNURERPaJ4caBxHbyRajaAxV6I/acLpS6HCIiIrvEcONABEHAXdE1C/od55RwIiKihjDcOJjkGHO4+eVkPkwmlxouRURE1CwMNw4msUsgfJRuKCzT4VDuNanLISIisjsMNw5G4SbD8KgQAEAaVysmIiKqh+HGAV1/kCZXKyYiIroRw40DGt4rGO5yAWcKynG6oOzmJxAREbkQhhsH5OvhjoFdAwGwa4qIiOhGDDcOqvZZUww3RERE1hhuHNRdNeHmYM5VFJTqJK6GiIjIfjDcOKhQtSf6dlZDFIFfT7L1hoiIqBbDjQMbFc2uKSIiohsx3DiwUTWrFe88VYhynUHiaoiIiOwDw40D66XxQViAJ/QGE3ZmF0hdDhERkV1guHFggiAguXcHAMBmdk0REREBYLhxeLWrFW/JyIfBaJK4GiIiIukx3Di4hAh/+Kncca2iGgfOX5W6HCIiIskx3Dg4N7kMd9Y8SHPzcXZNERERMdw4gdpxN2kn8yCKosTVEBERSYvhxgkM7RkEpZsMuVcqkXm5VOpyiIiIJMVw4wRUCjfc0T0IAJDGrikiInJxDDdOonbWFKeEExGRq2O4cRIjozUQBODYxWJoiyulLoeIiEgyDDdOIthHibhwfwDAL2y9ISIiF8Zw40TYNUVERMRw41SSa8LN72eKUFJVLXE1RERE0mC4cSJdg73RLdgL1UYR2zL5IE0iInJNDDdOZlTtgn7smiIiIhfFcONkasfdbMvIh97AB2kSEZHrYbhxMv3D/BDkrUSpzoDfzxRJXQ4REVG7Y7hxMjKZgFG9zQ/SZNcUERG5IoYbJ1TbNfXLyct8kCYREbkchhsnNKhbEFQKObTFVfjjYonU5RAREbUrhhsn5OEux7CewQCAzSfyJK6GiIiofTHcOKnarimOuyEiIlfDcOOk7owKgVwmICOvFLlXKqQuh4iIqN0w3DgpP5UCAyLND9Lks6aIiMiVSB5uVqxYgS5dusDDwwPx8fHYuXNno8du27YNgiDU2zIyMtqxYseRXLNa8ebjHHdDRESuQ9Jws27dOsybNw+LFi3CoUOHMGTIEIwdOxY5OTlNnpeZmQmtVmvZevTo0U4VO5bacTf7z13B1XK9xNUQERG1D0nDzbvvvovHH38cTzzxBKKjo7Fs2TKEhYUhNTW1yfNCQkLQoUMHyyaXyxs9VqfToaSkxGpzFWEBKkR18IFJBLZk5EtdDhERUbuQLNzo9Xqkp6cjOTnZan9ycjL27NnT5Ln9+/dHaGgoRo4cia1btzZ5bEpKCtRqtWULCwu75dodSTJnTRERkYuRLNwUFhbCaDRCo9FY7ddoNMjLa3iMSGhoKFatWoXvvvsO69evR69evTBy5Ejs2LGj0fssXLgQxcXFli03N9emn8PeJceYx91szypAVbVR4mqIiIjanpvUBQiCYPVaFMV6+2r16tULvXr1srxOSkpCbm4u3n77bQwdOrTBc5RKJZRKpe0KdjAxHX3RUe2BS8VV2H2qECOjNTc/iYiIyIFJ1nITFBQEuVxer5UmPz+/XmtOUwYOHIjs7Gxbl+c0BEHAXeyaIiIiFyJZuFEoFIiPj0daWprV/rS0NAwaNKjZ1zl06BBCQ0NtXZ5TqfsgTaOJD9IkIiLnJmm31Pz58zFlyhQkJCQgKSkJq1atQk5ODmbOnAnAPF7m4sWL+PzzzwEAy5YtQ2RkJGJiYqDX6/Gvf/0L3333Hb777jspP4bdS+wSCB8PNxSW6XE49yriIwKkLomIiKjNSBpuHnzwQRQVFWHx4sXQarWIjY3Fxo0bERERAQDQarVWa97o9Xo899xzuHjxIjw9PRETE4P//ve/GDdunFQfwSEo3GQY0SsEG45cwuYTlxluiIjIqQmiKLpUP0VJSQnUajWKi4vh6+srdTnt5t9HLmH2V4fQNdgLW/4yXOpyiIiIWqQlf78lf/wCtY/hvYLhLhdwpqAcp/LLpC6HiIiozTDcuAgfD3ckdQsCwFlTRETk3BhuXMgoy5RwPkiTiIicF8ONCxlVs4DfodxrKCjVSVwNERFR22C4cSEd1B7o21kNUQR+PcmuKSIick4MNy6m9kGamznuhoiInBTDjYsZ1dv8IM1dpwpRrjNIXA0REZHtMdy4mJ4ab4QHqKA3mLAzu0DqcoiIiGyO4cbFCIJgmTXFrikiInJGDDcuqHbczZaMfBiMJomrISIisi2GGxcUH+EPf5U7rlVUY/+5q1KXQ0REZFMMNy7ITS7DnVG1C/qxa4qIiJwLw42LsqxWfDIPLvbsVCIicnIMNy5qaM8gKN1kyL1SiYy8UqnLISIishmGGxelUrhhSA8+SJOIiJwPw40Lu/4gTYYbIiJyHgw3LuzOKA0EATh2sRiXrlVKXQ4REZFNMNy4sGAfJeLD/QEAv/BBmkRE5CQYblwcu6aIiMjZMNy4uNpw8/uZIpRUVUtcDRER0a1juHFxXYO90S3YC9VGEdsy+SBNIiJyfAw3hOSYDgCAzcfzJK6EiIjo1jHckKVrantmAfQGPkiTiIgcG8MN4bbOfgj2UaJUZ8DvZ4qkLoeIiOiWMNwQZDIBd0Vz1hQRETkHhhsCACTXmRLOB2kSEZEjY7ghAEBSt0CoFHLklVTh2MViqcshIiJqNYYbAgB4uMsxrGcwAHZNERGRY2tVuMnNzcWFCxcsr/ft24d58+Zh1apVNiuM2l9yDMfdEBGR42tVuHnooYewdetWAEBeXh5GjRqFffv24W9/+xsWL15s0wKp/YzoFQK5TEBGXilyiiqkLoeIiKhVWhVu/vjjD9x+++0AgP/7v/9DbGws9uzZgy+//BJr1661ZX3UjvxUCtweGQAA2HyCC/oREZFjalW4qa6uhlKpBAD88ssv+POf/wwAiIqKglartV111O74IE0iInJ0rQo3MTEx+Oijj7Bz506kpaVhzJgxAIBLly4hMDDQpgVS+6oNN/vOXUHKTydRVW2UuCIiIqKWaVW4eeONN7By5UoMHz4ckydPRr9+/QAAGzZssHRXkWMKC1Bh+qBIiCKwcvsZ3P3+ThzMuSp1WURERM0miK1csc1oNKKkpAT+/v6WfefOnYNKpUJISIjNCrS1kpISqNVqFBcXw9fXV+py7Nbm43lY9MMfKCjVQSYATw7pimdH9YSHu1zq0oiIyAW15O93q1puKisrodPpLMHm/PnzWLZsGTIzM+062FDzJcd0QNqzQ3Fv/04wicDKHWcw7v2dSD/PVhwiIrJvrQo399xzDz7//HMAwLVr15CYmIh33nkHEyZMQGpqqk0LJOn4qRR478HbsHpqAoJ9lDhTUI77P9qDf/z3BMfiEBGR3WpVuDl48CCGDBkCAPj222+h0Whw/vx5fP7553j//fdbdK0VK1agS5cu8PDwQHx8PHbu3Nms83bv3g03NzfcdtttLS2fWmhUbw3Snh2KiXGdIIrA6p1nMW75TqSfvyJ1aURERPW0KtxUVFTAx8cHALB582ZMnDgRMpkMAwcOxPnz55t9nXXr1mHevHlYtGgRDh06hCFDhmDs2LHIyclp8rzi4mJMnToVI0eObE351Ap+KgXenXQbPpmWgBAfJc4UluP+j37Dkv+cQKWerThERGQ/WhVuunfvjh9++AG5ubnYtGkTkpOTAQD5+fktGqT77rvv4vHHH8cTTzyB6OhoLFu2DGFhYTft2nrqqafw0EMPISkp6ab30Ol0KCkpsdqo9UZGa5D27DDcF9cZogh8vOssxr2/EwfOsRWHiIjsQ6vCzd///nc899xziIyMxO23324JGZs3b0b//v2bdQ29Xo/09HRLMKqVnJyMPXv2NHrep59+itOnT+Pll19u1n1SUlKgVqstW1hYWLPOo8apVe54Z1I/rJmeAI2vEmcLy/HAyt/wGltxiIjIDrQq3Nx///3IycnBgQMHsGnTJsv+kSNH4r333mvWNQoLC2E0GqHRaKz2azQa5OU1vPR/dnY2FixYgC+++AJubm7Nus/ChQtRXFxs2XJzc5t1Ht3cnVEabH52GO6PN7fifLLrLMYu34H9bMUhIiIJNS8hNKBDhw7o0KEDLly4AEEQ0KlTp1Yt4CcIgtVrURTr7QPM6+o89NBDePXVV9GzZ89mX1+pVFoeFUG2p/Z0x9sP9MPdfUKxcP0xnCuqwKSVv2H6oEj8dXQUPBVcF4eIiNpXq1puTCYTFi9eDLVajYiICISHh8PPzw+vvfYaTCZTs64RFBQEuVxer5UmPz+/XmsOAJSWluLAgQN45pln4ObmBjc3NyxevBhHjhyBm5sbtmzZ0pqPQjYyIioEm54dikkJ5lacT3efw5jlO7DvLFtxiIiofbUq3CxatAgffvghXn/9dRw6dAgHDx7E0qVL8cEHH+Cll15q1jUUCgXi4+ORlpZmtT8tLQ2DBg2qd7yvry+OHTuGw4cPW7aZM2eiV69eOHz4MBITE1vzUciG1J7uePP+flj76ACEqj1wvqgCD676Da9sOI4KvUHq8oiIyEW06vELHTt2xEcffWR5GnitH3/8Ef/v//0/XLx4sVnXWbduHaZMmYKPPvoISUlJWLVqFVavXo3jx48jIiICCxcuxMWLFy0LBt7olVdewQ8//IDDhw83u3Y+fqF9lFRV4x//OYl1B8xjnCICVXjzvr5I7MoHqxIRUcu15O93q8bcXLlyBVFRUfX2R0VF4cqV5ndDPPjggygqKsLixYuh1WoRGxuLjRs3IiIiAgCg1WpvuuYN2SdfD3e8cX9fjOsbigXfHa1pxfndPBZnTC+oFK0e7kVERNSkVrXcJCYmIjExsd5qxLNnz8a+ffuwd+9emxVoa2y5aX8lVdVY+t+T+Hq/uRUnPECFN+/vi4FsxSEiomZqyd/vVoWb7du34+6770Z4eDiSkpIgCAL27NmD3NxcbNy40fJoBnvEcCOdHVkFWPDdUVwqrgIATEuKwF/HRMFLyVYcIiJqWps/FXzYsGHIysrCvffei2vXruHKlSuYOHEijh8/jk8//bRVRZPzG9ozGJueHYrJt4cDAD777TzGLN+B304XSVwZERE5k1a13DTmyJEjiIuLg9Fov6vUsuXGPuzMLsCC747h4rVKAMDUpAi8wFYcIiJqRJu33BDdqiE9gvHzvCF4KNHcivP5b+cxetkO7DldKHFlRETk6BhuSDI+Hu5Yem8f/OvxRHTy88SFq5V4aPVevPjDMZTruC4OERG1DsMNSe6OHkHY9OxQPFzTivOv33PMrTin2IpDREQt16IBDhMnTmzy/WvXrt1KLeTCvJVu+Me9fTCuTyj++u1RcyvOx3vxcGI4Fo6LhjfH4hARUTO1aEDxo48+2qzj7HnGFAcU278ynQFv/JSBf/5+HgDQyc8Tb97fF4O7B0lcGRERSaXN17lxZAw3jmPP6UJLKw4APJQYjoVjo+Dj4S5xZURE1N44W4qcwqBuQdg0byimJpkfx/Hl3hyMWbYTO7MLJK6MiIjsGcMN2TUvpRsW3xOLr54ciLAAT1y8Vokpn+zDwvVHUVpVLXV5RERkhxhuyCEkdQvEz3OHYlpNK85X+3Ix+r0d2JHFVhwiIrLGcEMOw0vphlfvicXXMwYiPECFS8VVmLpmHxZ8dxQlbMUhIqIaDDfkcAZ2DcTP84Zg+qBIAMDX+82tONvZikNERGC4IQelUrjhlT/HYN2MgYgIVEFbXIVpa/bhhW/ZikNE5OoYbsihJXYNxE9zh+DRwZEQBGDdAXMrztbMfKlLIyIiiTDckMNTKdzw8vgYrJuRhMiaVpxHP92P5785guJKtuIQEbkaLuJHTqVSb8RbmzLx6Z6zEEXAX+WOO6M0uDMqBHf0CILakwsAEhE5Iq5Q3ASGG9ew/9wV/PXbozhbWG7Z5yYTEB/hjzujQnBnVAi6h3hDEAQJqyQiouZiuGkCw43rqDaasP/sFWzJyMfWzHycLii3er+zvydG9DIHnaRugfBwl0tUKRER3QzDTRMYblxXTlEFtmRcxpbMAvx+pgh6g8nynoe7DIO6BWFEr2CMiApBZ3+VhJUSEdGNGG6awHBDAFChN2DPqSJsyczH1ox8aIurrN7vqfHGiKgQjOgVgvgIf7jLOfaeiEhKDDdNYLihG4miiMzLpebuq4x8pJ+/ClOd/1X4eLhhaM9gjOgVguG9ghHkrZSuWCIiF8Vw0wSGG7qZaxV67MguxNaMfGzLzMfViuvTyQUB6NvZD3f2CsGIqGDEdlRDJuOgZCKitsZw0wSGG2oJo0nEkQvXsDUjH1sy8nH8UonV+8E+SgzvGWyZau7jwanmRERtgeGmCQw3dCsul1RhW6Y56OzKLkS53mh5z00mYEBkAO6MCsGIqBB0C/biVHMiIhthuGkCww3Zis5gxP6zV7GlpvvqTKH1VPPwAJVl9tXArpxqTkR0KxhumsBwQ23lXGG5ZU2dvWeuQG+0nmo+uFuQeQZWVAg6+XlKWCkRkeNhuGkCww21h3KdAbtPFWJrZj62ZhQgr8R6qnlUBx8Mr1lAMC7cD26cak5E1CSGmyYw3FB7E0URJ7Wl2FozVudQjvVUc7Wne81U82AM7xWCAC+FdMUSEdkphpsmMNyQ1K6W67EjuwBbMvKxPasA126Yan5bWO1U8xDEdPTloGQiIjDcNInhhuyJ0STicK55UPKWjAKc1FpPNQ/xUWJEzZo6g7oHwZdTzYnIRTHcNIHhhuyZtrgS2zLNrTq7TxWios5Uc7lMQFy4H4b2CMawXlxAkIhcC8NNExhuyFHoDEbsq3mq+fbMgnpTzQO8FLijexCG9gzG0B5BCPH1kKhSIqK2x3DTBIYbclS5VyqwPasAO7IKsOd0Ecp0Bqv3o0N9MbRnEIb1DEZCRAAUbpyBRUTOg+GmCQw35AyqjSYcyrmG7Vn52JFViGMXi63eVynkSOoaiKE9gzGsZzAig7wkqpSIyDYYbprAcEPOqKhMh12nCrE9swA7sgtRWKazej88QIWhPYMwtId5YLK30k2iSomIWsehws2KFSvw1ltvQavVIiYmBsuWLcOQIUMaPHbXrl144YUXkJGRgYqKCkREROCpp57Cs88+2+z7MdyQszOZRJzMK8GOrELsyCrAgfNXUG28/j9zN5mA+Ah/S6tO71BfDkwmIrvnMOFm3bp1mDJlClasWIHBgwdj5cqV+Pjjj3HixAmEh4fXO/7QoUPIyMhA37594eXlhV27duGpp57Ce++9hxkzZjTrngw35GrKdQb8droIO7LN43XOFVVYvR/krcCQHsEY2jMIQ3oEI8hbKVGlRESNc5hwk5iYiLi4OKSmplr2RUdHY8KECUhJSWnWNSZOnAgvLy/885//bPB9nU4Hne56E31JSQnCwsIYbshlnS8qx46sAmzPKsSe09bTzQEgpqMvhvUMxtCewYgL9+fAZCKyCy0JN5J1vOv1eqSnp2PBggVW+5OTk7Fnz55mXePQoUPYs2cPlixZ0ugxKSkpePXVV2+pViJnEhHohSlJXpiSFAm9wYT081ctrTrHL5VYthXbTsNLIUdStyAM6xmEYT1DEB6okrp8IqKbkqzl5tKlS+jUqRN2796NQYMGWfYvXboUn332GTIzMxs9t3PnzigoKIDBYMArr7yCl156qdFj2XJD1HwFpTrsrAk6O7MLUVSut3o/MlBVs65OMJK6BcKLA5OJqJ04RMtNrRufmyOK4k2fpbNz506UlZXh999/x4IFC9C9e3dMnjy5wWOVSiWUSo4hIGqOYB8lJsZ1xsS4zjCZRBy/VIId2QXYnlWAg+ev4lxRBc79dh6f/3Ye7nIBCREBloHJ0aE+fA4WEdkFycJNUFAQ5HI58vLyrPbn5+dDo9E0eW6XLl0AAH369MHly5fxyiuvNBpuiKh1ZDIBfTqr0aezGrNGdEdpVTV+O11kXkgwuwC5Vyrx25ki/HamCG/8nIFgHyWG9DAvInhH9yAEcmAyEUlEsnCjUCgQHx+PtLQ03HvvvZb9aWlpuOeee5p9HVEUrbqdiKht+Hi4IzmmA5JjOkAURZwrqqgZmFyA304XoaBUh/UHL2L9wYsQBKBPJzWG9jAPTO4f7gd3OQcmE1H7kLRbav78+ZgyZQoSEhKQlJSEVatWIScnBzNnzgQALFy4EBcvXsTnn38OAPjf//1fhIeHIyoqCoB53Zu3334bs2fPluwzELkiQRDQJcgLXYK8MG1QJHQGI9LPXcX27AJszyxARl4pjl4oxtELxfhw6yn4KN0wqHsg7ugehKhQX3QL9kaAl0Lqj0FETkrScPPggw+iqKgIixcvhlarRWxsLDZu3IiIiAgAgFarRU5OjuV4k8mEhQsX4uzZs3Bzc0O3bt3w+uuv46mnnpLqIxARAKWbHIO6B2FQ9yAsHBuN/JIq7MgurBmYXICrFdXYdPwyNh2/bDknwEuBbsFe6Bbsje4h3pavHf08IeeigkR0CyRfobi9cRE/ovZlNIn442JxzWrJV3EqvwwXr1U2erzSTYYuQV6WwNMtxBvdg73RNdgLHu7ydqyciOyJQ82WIiLnJpcJ6Bfmh35hfpZ9lXojzhSW4VR+GU4XlON0fhlOF5ThTGE5dAYTMvJKkZFXanUdQQA6+3uaA0+d1p5uwV4cvExEVthyQ0R2w2gSceFqBU4X1ASf/HKcqvm+uLK60fP8Ve7WgSfEC92DfdDJn11cRM7CYR6/IAWGGyLHI4oirpTrLS09p2paek4XlOHC1ca7uBRuMnQN8kK3kLqtPV7oGuQNTwW7uIgcCbuliMipCIKAQG8lAr2VSOwaaPVevS6ugjKczjd3cemb6OLq5OdZr3ure4h5FhcXIyRybGy5ISKnVLeL63T+9daeUwVluFbReBeXX20XV233Vk346eyvYhcXkYTYLdUEhhsi11bbxVW3e6v268VrlWjs/xEtXVw1rTw9ND7oqfFBlyAvPjmdqB2wW4qIqBF1u7hu7xJg9V5tF5fVuJ6bdHG5yQREBnmhp8YbPULMgaenxhuRQV5clZlIIgw3REQ1PBVyxHRUI6aj2mq/0STi4tVKnCooxen8cmTnlyI7vwzZl8tQpjPgVL659Qe4/qw8d7l5FeeemuuBp4fGBxEBKrgx9BC1KXZLERG1kiiK0BZXIetyac1WhuzL5uBToTc2eI5CLkPXYC+rwNNT44PwAI7pIWoKx9w0geGGiNqaySTi4rVKZOebA0/W5VJkXy5Ddn4pqqpNDZ6jdJOhW7C3VeDppfFBZ39PyBh6iBhumsJwQ0RSMZlEXLhaaW7lyTcHnqzLpTiVXwadoeHQ4+kuR/cQb/TQeF9v7QnxQSc/hh5yLQw3TWC4ISJ7YzSJyL1SgczLpci+fL2150xBOfTGhkOPSiFHj5DaVp7rrT0d1R5cp4ecEsNNExhuiMhRGIwmnL9SYRV4si+X4UxhGaqNDf9ft7fSDd1DzN1b1wcz+0Djq2ToIYfGcNMEhhsicnTVRhPOF5VbBZ6sy6U4W1gOg6nh/0v38XCz6tbqqfFB9xBv+KncoXSTMfiQ3WO4aQLDDRE5K73BhLOF5TWBp6a1J78U54sqYGwk9ACATDCP7fFUuEGlkEOlkMOz9qu7W83X6/vM79c51l0OlcLthvdr9rnLOQuMbIKL+BERuSCFmwy9OvigVwcfq/06gxFnCsqtWnmy88twvqgcJhEwiUC53ojyRqav26IulUIOlXud0FM3CLlbhypzWLoeoDxrzm0oQCnkbHWi+hhuiIicnNJNjuhQX0SHWv9r12A0oaLaiEq9ERV6Iyr0BlRV135vvb9Sb6xzrMHq/cra/dUGq321/QJ6gwl6gwnX0PgzvVpLLhOgcpfD30uBIG8FgryVCPJRIshbieAbXgd5K+CtdGMYcgEMN0RELspNLoOvXAZfD3ebX1sURVRVm64HoWrroFT72hKGao67aYDSG1BZbbQMqDaaRJTqDCjVGZBzpeKmdSndZJbAYwk/3koE1vk+2Mf8vdrTnUHIQTHcEBGRzQmCYO5iUsgR2AbXrzaaLOGnXG/AlXI9Ckt1KCzToaBMj8IyneV1Yc3rCr0ROoMJF69V4uK1ypvew10uINBLiSCf68GntgUo2Mf6tb9KwXWH7AjDDRERORx3uQxqTxnUnuZWp27BNz+nQm9AYakeheW1wacmBNVupfqacKRDaZUB1UYReSVVyCupuum15TIBAV6K6+HH0h12QzDyUSBApeDzxdoYww0REbkElcIN4YFuCA9U3fTYqmojiuq0BtW2ABXc8LqwTIdrFdUwmkQUlOpQUKq76bUFAQhQKSxhp2748fGoHVx9fZC11fdKzkBrDoYbIiKiG3i4y9HJzxOd/Dxvemy10YQiq1aghrvFCst0KCrXQxSBonI9isr1yLzcuvqUbjJ41QSd2tCjuuF7T4UcXsrrU/K9lOYZaF51purX/V6lkDvNmkcMN0RERLfAXS5DB7UHOqg9bnqs0SSaxwc10B1WWKZHma7aMlutdqB1eZ2xRbUz0HQGE3QGvc0/i0yAVUuRdRiSw8tqOn791iVzoHKDt9Kt3uy89sRwQ0RE1E7kMgHBPkoE+yhbfK4oitAZzAOpy3WG6zPQdNdnmtV+X1ltPqbihpln5XpDnSn+19+rfXCrSQTKdAaU6Qy39DkDvRRIf2nULV3jVjDcEBEROQBBEODhLoeHuxwBXgqbXttgNFmm25fXCT2W1iNd7TR98/fmYGVAhc7YYLCqHegtFYYbIiIiF+cml8FHLoNPG6x5JAXORSMiIiKnwnBDREREToXhhoiIiJwKww0RERE5FYYbIiIicioMN0RERORUGG6IiIjIqTDcEBERkVNhuCEiIiKnwnBDREREToXhhoiIiJyK5OFmxYoV6NKlCzw8PBAfH4+dO3c2euz69esxatQoBAcHw9fXF0lJSdi0aVM7VktERET2TtJws27dOsybNw+LFi3CoUOHMGTIEIwdOxY5OTkNHr9jxw6MGjUKGzduRHp6OkaMGIHx48fj0KFD7Vw5ERER2StBFEVRqpsnJiYiLi4Oqampln3R0dGYMGECUlJSmnWNmJgYPPjgg/j73//erONLSkqgVqtRXFwMX1/fVtVNRERE7aslf78la7nR6/VIT09HcnKy1f7k5GTs2bOnWdcwmUwoLS1FQEBAo8fodDqUlJRYbUREROS8JAs3hYWFMBqN0Gg0Vvs1Gg3y8vKadY133nkH5eXlmDRpUqPHpKSkQK1WW7awsLBbqpuIiIjsm+QDigVBsHotimK9fQ356quv8Morr2DdunUICQlp9LiFCxeiuLjYsuXm5t5yzURERGS/3KS6cVBQEORyeb1Wmvz8/HqtOTdat24dHn/8cXzzzTe46667mjxWqVRCqVTecr1ERETkGCRruVEoFIiPj0daWprV/rS0NAwaNKjR87766itMnz4dX375Je6+++62LpOIiIgcjGQtNwAwf/58TJkyBQkJCUhKSsKqVauQk5ODmTNnAjB3KV28eBGff/45AHOwmTp1KpYvX46BAwdaWn08PT2hVqsl+xxERERkPyQNNw8++CCKioqwePFiaLVaxMbGYuPGjYiIiAAAaLVaqzVvVq5cCYPBgFmzZmHWrFmW/dOmTcPatWvbu3wiIiKyQ5KucyMFrnNDRETkeBxinRsiIiKitsBwQ0RERE6F4YaIiIicCsMNERERORWGGyIiInIqDDdERETkVBhuiIiIyKkw3NjS5ROAsVrqKoiIiFwaw42t6EqBz/4EfDgAOLIOMBmlroiIiMglMdzYSkEWIMiAq2eB72cAqYOAEz8CJpPUlREREbkUhhtb6RwPzDkMjHwZ8PADCjKA/5sKrBoGZG0GXOspF0RERJJhuLElpTcwZD4w9wgw7AVA4Q3kHQW+fABYMxo4u0PqComIiJwew01b8PQDRvwNmHsUGDQHcPMEcvcCn403b7n7pK6QiIjIaTHctCWvQCD5NWDuYeD2GYDM3dx688ko4ItJgPaI1BUSERE5HYab9uDTARj3FjDnIBA3FRDkQPYmYOVQ87ic/AypKyQiInIaDDftyS8c+PMHwDP7gT6TAAjmGVWpScD6p4ArZ6SukIiIyOEx3EghsBtw32rg6T1A9HhANAFHvzavkfPvuUDxBakrJCIiclgMN1LS9AYe/BcwYxvQfRRgMgDpa4H3+wM/LQDK8qWukIiIyOEw3NiDjv2BR74FHtsERA4BjHpgbyqwvB+Q9jJQcUXqComIiBwGw409CR8ITPs3MPVHoFMCUF0B7F5mDjnbXgeqSqSukIiIyO4x3NgbQQC6Dgee+AWYvA7Q9AF0JcC2FGB5X2DXMkBfLnWVREREdovhxl4JAtBrDPDUDuCBtUBQT6DyKvDLy8Dy24C9KwGDTuoqiYiI7A7Djb2TyYCYe4H/9zsw4SPALwIozwd++ivwfpx5ALKxWuoqiYiI7AbDjaOQyYHbJgOz04E/vQf4dARKLpinjn84ADiyDjAZpa6SiIhIcgw3jkbuDiQ8Bsw5BIx5HfAKBq6eBb6fAaQOMi8KaDJJXSUREZFkGG4clbsHMPBpYM5hYOTLgIcfUJBhfpzDqmFA1mZAFKWukoiIqN0x3Dg6pTcwZD4w9wgw7AVA4Q3kHQW+fABYM9r8oE4iIiIXwnDjLDz9gBF/A+YeBQbNAdw8gdy9wGfjzVvuPqkrJCIiahcMN87GKxBIfg2Yexi4fQYgcze33nwyCvhiEqA9InWFREREbYrhxln5dADGvQXMOQj0nwIIciB7E7ByqHlcTn6G1BUSERG1CYYbZ+cXDtzzIfDMfqDPAwAE84yqFQOB9TOAK2ekrpCIiMimGG5cRWA34L6Pgaf3ANHjAYjA0XXABwnAhjlA8QWpKyQiIrIJhhtXo+kNPPgvYMY2oPsoQDQCBz8D3u8P/PQCUHpZ6gqJiIhuCcONq+rYH3jkW+DRn4GIOwCjHtj7EfD+bUDay0B5kdQVEhERtYogiq610ltJSQnUajWKi4vh6+srdTn2QRSBs9uBX18DLh4w7xNkQEgMEJ4IhA00f1WHmR/oSURE1M5a8veb4YauE0UgaxOwbWnDU8Z9OtaEnZqtQ19A7tb+dRIRkcthuGkCw00zlVwyLwKYsxfI/R3QHjWPz6nLXQV0igfCB5pbdzonmBcTJCIisjGHCjcrVqzAW2+9Ba1Wi5iYGCxbtgxDhgxp8FitVou//OUvSE9PR3Z2NubMmYNly5a16H4MN62kLwcuHjQHnZy9wIV9QFXxDQcJQEi0uVUnfKD5q38ku7KIiOiWteTvt6R9CuvWrcO8efOwYsUKDB48GCtXrsTYsWNx4sQJhIeH1ztep9MhODgYixYtwnvvvSdBxS5M4QV0GWLeAPOTxwsyzK07uXuBnN/NTyfPP2He0j81H+etud6NFT7Q3JXlppDucxARkdOTtOUmMTERcXFxSE1NteyLjo7GhAkTkJKS0uS5w4cPx2233caWG3tSevl62MndC1w6DJiqrY9x8zB3ZdWGnc4DAFWAJOUSEZHjcIiWG71ej/T0dCxYsMBqf3JyMvbs2WOz++h0Ouh0OsvrkpISm12bbuCjAXr/2bwBQHUlcOmQuVWnNvBUXgXO7zZvtYJ61ZmVNRAI6MquLCIiajXJwk1hYSGMRiM0Go3Vfo1Gg7y8PJvdJyUlBa+++qrNrkct4O4JRAwyb4C5K6vo1PVxO7m/m18XZpq3g5+bj/MKrunKut0ceDreBrgpJfsYRETkWCSfxyvc8C90URTr7bsVCxcuxPz58y2vS0pKEBYWZrPrUwvIZEBwT/MWN9W8r7wQyN13PfBcOgSUFwAZ/zFvACBXmhcdrG3dCbsd8AqS7nMQEZFdkyzcBAUFQS6X12ulyc/Pr9eacyuUSiWUSv6r3255BQFR48wbABh05rE6dQcqVxSaw0/u7wCWm48L7H59ccGwgUBQD3ZlERERAAnDjUKhQHx8PNLS0nDvvfda9qelpeGee+6RqiySmpvSHFjCE82vRdH85PKcmnCTu888S6volHk7/C/zcZ4BNYOUa2ZmdYwD3D2k+xxERCQZSbul5s+fjylTpiAhIQFJSUlYtWoVcnJyMHPmTADmLqWLFy/i888/t5xz+PBhAEBZWRkKCgpw+PBhKBQK9O7dW4qPQG1NEMxPNA/sBvR/2Lyv4gpwYf/1gcoX04HKK0DWT+YNAGTu5rE6neLNA5T9IwH/LoB/BMfvEBE5ObtYxO/NN9+EVqtFbGws3nvvPQwdOhQAMH36dJw7dw7btm2zHN/QeJyIiAicO3euWffjVHAnZNADecdqxu3UBJ6yxp5uLgC+nYCAmqDj36Xm+5qvnv7tWjoRETWPQ61Q3N4YblyAKAJXz5lDzuU/gCtnza+vnAWqy5s+10NdP/DUtvr4djIPiiYionbnEOvcELUZQTCHkoAu1vtF0Tw76+rZmsBz9nrwuXrW3NpTVQxoD5u3G8kVgF+EdeCpDUH+Eeap765IFIGqa+buwvJC8wDw2q837jPqgQ59gE4JQOd4QNOHK1YTkc2x5Yaolr78egtPbeCpDUHXcgCToenzfUIbb/VRBTjObC6jwTyGyRJQimq+L7phX9H172/2s2mMXAmE9jM/dLVTvPmrX4Tj/KyIqN2wW6oJDDfUKkYDUHKxkVafc4DuJitfK33NQaehVh91Z0Amb7vaqyutg0ndUNJQaKm82rr7KLwBVaB5er8qqOZrQJ3vg8yh5dIh4MIB4OKBhu/lFXy9ZadTAtApztxdSEQujeGmCQw3ZHOiaO5+qRt8LC1AZ4FSbdPny9wBv7BGWn0izQ8trXsvXUlNGLli3QVUG1RuDDI3G2fUIME8uNoryBxY6oWWG/apAls+9b52mn9t0LmwH8j7o/7zyCAAwb2uB57OA4DgaEDOXnUiV8Jw0wSGG2p3+grg2nnrwGMJQecb+GN+A2+NOUBUXjEHF6O+5TXI3OuEkTpfVUGAV+ANoSXIHGykCA/VVUDeUXPgubDfHHqu5dQ/zl1lXrW6U03Y6ZwA+HZs/3qJqN0w3DSB4YbsiskIlFxqfJBzVXHD57l71YSSG4KJVWips0/p67jjWMryzWsZXdhvDj2XDjXcDejT0RxyOieYW3k63mbd6kVEDo3hpgkMN+RQaru7Kq9Zj19x1ZlZgPkBrIVZ17uyLqQD+ccB0WR9nCAHNL1rurNqAk9QT07nJ3JQDDdNYLghckL6cvMzyWq7si6kA6WX6h+n9DUPUK4beLyD271cImo5hpsmMNwQuYjiizVB54C5W+vSIaC6ov5xfhHXg07nAeZ1ePhcMiK7w3DTBIYbIhdlNAD5J6637Fw8ABRkArjh/wJl7uaA07km7NQ+n8xRxywROQmGmyYw3BCRRVUxcPGgdeApL6h/nGdAnZlZ8UBof0DpbQ5CHMNDrkIUzZMgTIbGN2PNV6FmCQcbYrhpAsMNETVKFM3T9mu7si4cALRHAKOuiZMEQO5uDjpyt5qvDb12a3x/U+9Z9rf2Gje5prsn4ObJkNZeDHrz2lP6cvMyETd+b6yuExSqmx8mLJvRvLxE3dfGG16bDHWOMda5l+GG+zVw/+byCQX+kmHTHx2fLUVE1BqCcH3xxD73m/cZ9MDlY9dbdi4cAK6crnOSaF57yKgHbrJkkV1z8zAHHXdVzde63ze1rwXvyRWO0b1nMpnHZ+nLa8LHrXx/Q4hp7aNK7Jkgvx6wZW7mFdc9/SUtieGGiKgpbgpzl1SneAAzzPsMOvNm+Rdv9fV/+VpeG+rsv/G1oWXHNus4Y8uvIRqvf05DlXlr7eM3mkOQtSI8NSM0uXmYw6W+rCZIVFz/vjWhxFDZdj+DWjJ38zpMCi/zZ6j96qao6e6sCQmWlrY6r2U1LXF1X8tveN3Q1qxjbtwnr1NPzeu6rYWC3C5b/RhuiIhayk1p3hydyWQONNWV5kDQ4NebvVfexHGV5rBQG6JEU03oKJP2czebcD14KFTm56e5q279e3cvc4ihNsNwQ0TkqmSymj+8KgCBbXcfY3UrQlML97kpzaFBUdsK4nU9lLT2e3dPx+hGo3oYboiIqG3J3QG5mk93p3Zjfx1lRERERLeA4YaIiIicCsMNERERORWGGyIiInIqDDdERETkVBhuiIiIyKkw3BAREZFTYbghIiIip8JwQ0RERE6F4YaIiIicCsMNERERORWGGyIiInIqDDdERETkVBhuiIiIyKm4SV1AexNFEQBQUlIicSVERETUXLV/t2v/jjfF5cJNaWkpACAsLEziSoiIiKilSktLoVarmzxGEJsTgZyIyWTCpUuX4OPjA0EQbHrtkpIShIWFITc3F76+vja9NrUcfx/2hb8P+8PfiX3h76NpoiiitLQUHTt2hEzW9Kgal2u5kclk6Ny5c5vew9fXl/9h2hH+PuwLfx/2h78T+8LfR+Nu1mJTiwOKiYiIyKkw3BAREZFTYbixIaVSiZdffhlKpVLqUgj8fdgb/j7sD38n9oW/D9txuQHFRERE5NzYckNEREROheGGiIiInArDDRERETkVhhsiIiJyKgw3NrJixQp06dIFHh4eiI+Px86dO6UuyWWlpKRgwIAB8PHxQUhICCZMmIDMzEypy6IaKSkpEAQB8+bNk7oUl3Xx4kU88sgjCAwMhEqlwm233Yb09HSpy3JJBoMBL774Irp06QJPT0907doVixcvhslkkro0h8ZwYwPr1q3DvHnzsGjRIhw6dAhDhgzB2LFjkZOTI3VpLmn79u2YNWsWfv/9d6SlpcFgMCA5ORnl5eVSl+by9u/fj1WrVqFv375Sl+Kyrl69isGDB8Pd3R0//fQTTpw4gXfeeQd+fn5Sl+aS3njjDXz00Uf48MMPcfLkSbz55pt466238MEHH0hdmkPjVHAbSExMRFxcHFJTUy37oqOjMWHCBKSkpEhYGQFAQUEBQkJCsH37dgwdOlTqclxWWVkZ4uLisGLFCixZsgS33XYbli1bJnVZLmfBggXYvXs3W5ftxJ/+9CdoNBp88sknln333XcfVCoV/vnPf0pYmWNjy80t0uv1SE9PR3JystX+5ORk7NmzR6KqqK7i4mIAQEBAgMSVuLZZs2bh7rvvxl133SV1KS5tw4YNSEhIwAMPPICQkBD0798fq1evlrosl3XHHXfg119/RVZWFgDgyJEj2LVrF8aNGydxZY7N5R6caWuFhYUwGo3QaDRW+zUaDfLy8iSqimqJooj58+fjjjvuQGxsrNTluKyvv/4aBw8exP79+6UuxeWdOXMGqampmD9/Pv72t79h3759mDNnDpRKJaZOnSp1eS7nhRdeQHFxMaKioiCXy2E0GvGPf/wDkydPlro0h8ZwYyOCIFi9FkWx3j5qf8888wyOHj2KXbt2SV2Ky8rNzcXcuXOxefNmeHh4SF2OyzOZTEhISMDSpUsBAP3798fx48eRmprKcCOBdevW4V//+he+/PJLxMTE4PDhw5g3bx46duyIadOmSV2ew2K4uUVBQUGQy+X1Wmny8/PrteZQ+5o9ezY2bNiAHTt2oHPnzlKX47LS09ORn5+P+Ph4yz6j0YgdO3bgww8/hE6ng1wul7BC1xIaGorevXtb7YuOjsZ3330nUUWu7fnnn8eCBQvwP//zPwCAPn364Pz580hJSWG4uQUcc3OLFAoF4uPjkZaWZrU/LS0NgwYNkqgq1yaKIp555hmsX78eW7ZsQZcuXaQuyaWNHDkSx44dw+HDhy1bQkICHn74YRw+fJjBpp0NHjy43tIIWVlZiIiIkKgi11ZRUQGZzPpPsVwu51TwW8SWGxuYP38+pkyZgoSEBCQlJWHVqlXIycnBzJkzpS7NJc2aNQtffvklfvzxR/j4+Fha1dRqNTw9PSWuzvX4+PjUG+/k5eWFwMBAjoOSwLPPPotBgwZh6dKlmDRpEvbt24dVq1Zh1apVUpfmksaPH49//OMfCA8PR0xMDA4dOoR3330Xjz32mNSlOTaRbOJ///d/xYiICFGhUIhxcXHi9u3bpS7JZQFocPv000+lLo1qDBs2TJw7d67UZbisf//732JsbKyoVCrFqKgocdWqVVKX5LJKSkrEuXPniuHh4aKHh4fYtWtXcdGiRaJOp5O6NIfGdW6IiIjIqXDMDRERETkVhhsiIiJyKgw3RERE5FQYboiIiMipMNwQERGRU2G4ISIiIqfCcENEREROheGGiIiInArDDRHZFUEQ8MMPP0hdRots27YNgiDg2rVrUpdCRGC4IaIa06dPhyAI9bYxY8ZIXdpNDR8+HIIg4Ouvv7bav2zZMkRGRkpTFBFJhuGGiCzGjBkDrVZrtX311VdSl9UsHh4eePHFF1FdXS11KTaj1+ulLoHIITHcEJGFUqlEhw4drDZ/f3/L+4IgIDU1FWPHjoWnpye6dOmCb775xuoax44dw5133glPT08EBgZixowZKCsrszpmzZo1iImJgVKpRGhoKJ555hmr9wsLC3HvvfdCpVKhR48e2LBhw01rnzx5MoqLi7F69epGj5k+fTomTJhgtW/evHkYPny45fXw4cMxe/ZszJs3D/7+/tBoNFi1ahXKy8vx6KOPwsfHB926dcNPP/1U7/q7d+9Gv3794OHhgcTERBw7dszq/T179mDo0KHw9PREWFgY5syZg/Lycsv7kZGRWLJkCaZPnw61Wo0nn3zypp+biOpjuCGiFnnppZdw33334ciRI3jkkUcwefJknDx5EgBQUVGBMWPGwN/fH/v378c333yDX375xSq8pKamYtasWZgxYwaOHTuGDRs2oHv37lb3ePXVVzFp0iQcPXoU48aNw8MPP4wrV640WZevry/+9re/YfHixVaBoTU+++wzBAUFYd++fZg9ezaefvppPPDAAxg0aBAOHjyI0aNHY8qUKaioqLA67/nnn8fbb7+N/fv3IyQkBH/+858tLUnHjh3D6NGjMXHiRBw9ehTr1q3Drl276gW7t956C7GxsUhPT8dLL710S5+DyGVJ/VhyIrIP06ZNE+Vyuejl5WW1LV682HIMAHHmzJlW5yUmJopPP/20KIqiuGrVKtHf318sKyuzvP/f//5XlMlkYl5eniiKotixY0dx0aJFjdYBQHzxxRctr8vKykRBEMSffvqp0XOGDRsmzp07V6yqqhIjIiIsNb/33ntiRESE1We85557rM6dO3euOGzYMKtr3XHHHZbXBoNB9PLyEqdMmWLZp9VqRQDib7/9JoqiKG7dulUEIH799deWY4qKikRPT09x3bp1oiiK4pQpU8QZM2ZY3Xvnzp2iTCYTKysrRVEUxYiICHHChAmNfk4iah43aaMVEdmTESNGIDU11WpfQECA1eukpKR6rw8fPgwAOHnyJPr16wcvLy/L+4MHD4bJZEJmZiYEQcClS5cwcuTIJuvo27ev5XsvLy/4+PggPz//pvUrlUosXrwYzzzzDJ5++umbHt+c+8vlcgQGBqJPnz6WfRqNBgDq1VT3ZxMQEIBevXpZWrXS09Nx6tQpfPHFF5ZjRFGEyWTC2bNnER0dDQBISEhodd1EZMZwQ0QWXl5e9bqImkMQBADmP9a13zd0jKenZ7Ou5+7uXu9ck8nUrHMfeeQRvP3221iyZEm9mVIymQyiKFrta2gAckP3r7uv9jM2p6a6xz711FOYM2dOvWPCw8Mt39cNhkTUOhxzQ0Qt8vvvv9d7HRUVBQDo3bs3Dh8+bDXmZffu3ZDJZOjZsyd8fHwQGRmJX3/9tc3qk8lkSElJQWpqKs6dO2f1XnBwMLRardW+2lYnW6j7s7l69SqysrIsP5u4uDgcP34c3bt3r7cpFAqb1UBEDDdEVIdOp0NeXp7VVlhYaHXMN998gzVr1iArKwsvv/wy9u3bZxkU+/DDD8PDwwPTpk3DH3/8ga1bt2L27NmYMmWKpSvnlVdewTvvvIP3338f2dnZOHjwID744AObfo67774biYmJWLlypdX+O++8EwcOHMDnn3+O7OxsvPzyy/jjjz9sdt/Fixfj119/xR9//IHp06cjKCjIMjvrhRdewG+//YZZs2bh8OHDyM7OxoYNGzB79myb3Z+IzBhuiMji559/RmhoqNV2xx13WB3z6quv4uuvv0bfvn3x2Wef4YsvvkDv3r0BACqVCps2bcKVK1cwYMAA3H///Rg5ciQ+/PBDy/nTpk3DsmXLsGLFCsTExOBPf/oTsrOzbf5Z3njjDVRVVVntGz16NF566SX89a9/xYABA1BaWoqpU6fa7J6vv/465s6di/j4eGi1WmzYsMHSKtO3b19s374d2dnZGDJkCPr374+XXnoJoaGhNrs/EZkJ4o0d0EREjRAEAd9//329tWKIiOwJW26IiIjIqTDcEBERkVPhVHAiajb2YhORI2DLDRERETkVhhsiIiJyKgw3RERE5FQYboiIiMipMNwQERGRU2G4ISIiIqfCcENEREROheGGiIiInMr/B1wmjzMAnIXLAAAAAElFTkSuQmCC",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.xlabel('Epoch Number')\n",
    "plt.ylabel('Loss')\n",
    "plt.plot(training_history.history['loss'], label='training set')\n",
    "plt.plot(training_history.history['val_loss'], label='test set')\n",
    "plt.legend()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.legend.Legend at 0x7f1df99ec190>"
      ]
     },
     "execution_count": 23,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAkAAAAGwCAYAAABB4NqyAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAABRlklEQVR4nO3deVhTV/4G8DcJJIQt7BEFAXcQtSIKQrW2KqjVVrvo2FaldezYsVV+djoda21Hx5a6tW6VqU7dOladLo4+M3YUtXWp1gXFDYu7uARZZF8CJPf3R0gkspQocAl5P8+Th+Tm3JvvBad555xzz5UIgiCAiIiIyIZIxS6AiIiIqLkxABEREZHNYQAiIiIim8MARERERDaHAYiIiIhsDgMQERER2RwGICIiIrI5dmIX0BLp9XrcuXMHLi4ukEgkYpdDREREDSAIAgoLC9G2bVtIpfX38TAA1eLOnTvw9/cXuwwiIiJ6CDdv3oSfn1+9bRiAauHi4gLA8At0dXUVuRoiIiJqiIKCAvj7+5u+x+vDAFQL47CXq6srAxAREZGVacj0FU6CJiIiIpvDAEREREQ2hwGIiIiIbA4DEBEREdkcBiAiIiKyOQxAREREZHMYgIiIiMjmMAARERGRzWEAIiIiIpvDAEREREQ2hwGIiIiIbA4DEBEREdkc3gyViIhaJ0EAKsuA8hJApwWUHoC9g9hVUQvBAEREROIRBEBXDpQXAxUlhp+m5yVARdVr0/OSqveKqj2vZ19Bb/55Sg/AxRdwaQO4+t5/7tK26qcv4OwDSGXi/D6o2TAAERHRb9NVNCB0WBpiqrYLuqavXyIzfE7pPcMj83w9baWAs7oqHD0YlqptU7oDEknT105NggGIiKixaAuBu6nA3XNA7nVD78NvPoQGbK+rTTO8r9cZwoq+oul/fzI5YO8IyJ0MD+Nze0dA7gjIne8/t69qY3pubGvc9sBxJFKgLA8o0ACFGqAwAyi8U/UzAyioel501xCUCqva1cfO4X6vkfFh1qtU9Vzu2PS/O7IYAxARkaX0eiD3miHo3D1f9agKPa2dRGYIIqaQYWkwqSesyOybtnalu+GhDqm7jV4HFGcZwo8pLFULTcZtpfcM84tyr//2312hqgpGDwy1VQ9LzuqmP38ywwBERFSf0tyqXp3z9wNPZqqhV6Q2Lm0BdXfAsxNgJzf0PDz4gKTquaT2902P33q/mdqYhRR56x72kcqqAkoboG3vuttVlAFFD/QemQWlO4bnFSWANh/Iygeyfq3ngyWAk3fd85KM2x09zX//ej2grzT0Wul1Vc+reu6Eqtem57oHnldrW/0YNdoaj6FvwPF0hpoa8tnugcCAmY31l7MYAxAREQDoKoF7V8x7dTLOAQW3am9v5wD4BBvCjjrU8NOnO+Dk2bx1kzjsHQxf4O6BdbcRBMOwqDEY1TX8VqgxBILiTMNDc7ruY0rtDKHUGCasmV9fBiAiomZVnFMt6JwzPDJ/NVwqXRtV+6qg0/1+4PHsyCuFqH4SCeDganh4d627nV4PlORUC0V1DL8VZxmCUoM/X2oYspTaGf6tSmSGn3U+t6t6Lq32XHY/dJnaGo8nfeDYdoZ9axyvjs9xbfvov+NHwABERK1XZTmQc6mqN+fs/Z6dooza29s7GeaHmPXqhABKt2Ytm2yMVAo4exsevr3qbldZbghBgr7+wGL62YqHKhsBAxARWT9BAIoyH+jVOQ9kpdV99ZJ7kHnQaRMKuAUavkyIWiI7OaBqJ3YVrQYDEBFZl4oyIDvNMD+netgpya69vcL1geGrHoBPN0Dh0rx1E1GLwgBE1FyM66lUlFb9LKv2uvSB96p+VpbV8d6D28oMcwPsFIardOwcDP9vUaYwbLNTVD1/cJu86rnD/eem/Ws7VtXrWo+laNzeE0EwXEljnKNjHL7KvlT75E+JFPDoeL9Xp01Vz47Kn0MBRFQDAxCRXmcIEpVltYcQs8BRW5ta2td2LF252Gfa9KR2dYSphoSxqm3lxfcXEyzLq/1zHNyANj3Mh7C8u3HBOSJqMAYgsg16veFy5qyLhuGT7Iv3n5fkNH899o6AvRKwUxp+2ivvbzP9/K33HA3hwrhNKgMqtYagVamteq6ttq3MMIlSpzX8rCy7/9zYzmz/svvP69vf7PdcabhdQmORyACvLvfn6BjDjosve3WI6JEwAFHrUlkO3LtqCDjZadUCz6W6F66rzq564HBoePh48L36woudQ+v58hYEwz2izAJU9YBUbh7EGhLQZPaGK6/U3Q2XDtspxD5LImqFGIDIOmmLqkLORcOVPsafudfqXidDam9Yu8Wri+GL1auL4aHyux9oeAWQZSSSqnlBck4qJiKrwgBELZcgAMXZVT05adUCz8W6V+cFDPcl8uoMeHUFvLtU/exqWLGV99ohIiIwAFFLoNcD+Ter9eZUG7oqza17PyfvB0JOVY+Oa7vWM8RERERNggGImk9lueFeS9WHrLLTgOzLQGVpHTtJADf/+7041YevHD2atXwiImo9GICo8ZUVGCYdm4auqp7fu1b3zfuk9oa7Z1cfsvLqYtjGS5uJiKiRMQDRwxEEwz1pHhyyyrpouKFfXeQu94eqTL05xvk5/OdIRETNg9841DDaQuD2SeDW8arHibpvPQAATj41h6y8u3L9FiIiahEYgKgmvd4wR6d62MlMBSA80FACuAeYT0A2Ple6i1E5ERFRgzAAEVByzxByjIHndjKgLajZTtUe8AsH/PoaHm1CDQv7ERERWRkGIFujqzDcUNLYs3PruOHKrAfZOwJtw6oFnnDApU3z10tERNQEGIBau8IM86Gs2ydrv+Tcs9P9oOPXF/DpzknJRETUavEbrjWpKAMyzpgHnvybNdspVIBfn/tDWe36cE0dIiKyKQxA1koQgLwb5nN3NGcAfYV5O4nUcGPJ6nN3PDvznldERGTTGICshbYIuHPKfO5OcWbNdo5e94ey/PsBbXvzJpVEREQPYABqifR6IOfyA5ehnwcEvXk7qR3Qpuf9nh2/cMOCglxnh4iIqF4MQC1Baa7h0vObxsvQTwBl+TXbufqZD2X59uRl6ERERA+BAai56SqBrAvmQ1nZF2u2s1Mahq+qX4bu2rb56yUiImqFGICa0+U9wNaJQEVxzfc8OgB+/e4HHnV3QGbf/DUSERHZAAag5uQeZAg/cpcHLkMPB5w8xa6OiIjIZjAANSePDsAffzHcM0sqE7saIiIim8UA1JwkEsAnWOwqiIiIbB5XwyMiIiKbwwBERERENocBiIiIiGwOAxARERHZHAYgIiIisjkMQERERGRzGICIiIjI5jAAERERkc1hACIiIiKbwwBERERENkf0ALRq1SoEBQXBwcEBffr0wcGDB+tt//nnnyM4OBhKpRJdu3bFxo0bzd5fv349JBJJjUdZWVlTngYRERFZEVHvBbZ161bEx8dj1apViI6OxhdffIHhw4cjNTUV7du3r9E+MTERs2bNwpo1a9C3b18cO3YMU6ZMgbu7O0aNGmVq5+rqirS0NLN9HRwcmvx8iIiIyDpIBEEQxPrwiIgIhIWFITEx0bQtODgYo0ePRkJCQo32UVFRiI6OxqJFi0zb4uPjceLECRw6dAiAoQcoPj4eeXl5Da5Dq9VCq9WaXhcUFMDf3x/5+flwdXV9iDMjIiKi5lZQUACVStWg72/RhsDKy8uRnJyMmJgYs+0xMTE4fPhwrftotdoaPTlKpRLHjh1DRUWFaVtRURECAgLg5+eHkSNH4tSpU/XWkpCQAJVKZXr4+/s/5FkRERGRNRAtAGVnZ0On00GtVpttV6vVyMjIqHWf2NhY/OMf/0BycjIEQcCJEyewdu1aVFRUIDs7GwDQrVs3rF+/Hjt27MDmzZvh4OCA6OhoXLp0qc5aZs2ahfz8fNPj5s2bjXeiRERE1OKIOgcIACQSidlrQRBqbDOaM2cOMjIyEBkZCUEQoFarERcXh4ULF0ImkwEAIiMjERkZadonOjoaYWFhWLFiBZYvX17rcRUKBRQKRSOdEREREbV0ovUAeXl5QSaT1ejtyczMrNErZKRUKrF27VqUlJTg+vXrSE9PR2BgIFxcXODl5VXrPlKpFH379q23B4iIiIhsi2gBSC6Xo0+fPkhKSjLbnpSUhKioqHr3tbe3h5+fH2QyGbZs2YKRI0dCKq39VARBQEpKCnx9fRutdiIiIrJuog6BzZw5ExMmTEB4eDj69++P1atXIz09HVOnTgVgmJtz+/Zt01o/Fy9exLFjxxAREYHc3Fx8+umnOHfuHDZs2GA65ty5cxEZGYnOnTujoKAAy5cvR0pKCj7//HNRzpGIiIhaHlED0Lhx45CTk4N58+ZBo9EgNDQUO3fuREBAAABAo9EgPT3d1F6n02HJkiVIS0uDvb09nnzySRw+fBiBgYGmNnl5eXj99deRkZEBlUqF3r1748CBA+jXr19znx4RERG1UKKuA9RSWbKOABEREbUMVrEOEBEREZFYGICIiIjI5jAAERERkc1hACIiIiKbwwBERERENocBiIiIiGwOAxARERHZHAYgIiIisjkMQERERGRzGICIiIjI5jAAERERkc1hACIiIiKbwwBERERENocBiIiIiGwOAxARERHZHAYgIiIisjkMQERERGRzGICIiIjI5jAAERERkc1hACIiIiKbwwBERERENocBiIiIiGwOAxARERHZHAYgIiIisjkMQERERGRzGICIiIjI5jAAERERkc1hACIiIiKbwwBERERENocBiIiIiGwOAxARERHZHDuxCyAiIiKDsgodcorLkVOkRU5xOe4VleNecblpW25JBQABMqkEdlIppFIJ7KQSSCWGnzKZBDKJpOp9w8/qDzupxLSPTCqFTALIZFLIJLW3r7mP4fh2MuNnSmttX9f+0mqfI5FIRP1dMwARERE1kZLySuRUhZh7xeXILtKanucYfxrDTnE5Ssp1YpfcbMLau+H7P0aL9vkMQERERA0gCAJKynXIKSpHTrG2zhBjeG1oU1aht/hz5DIpPJzk8HCSw9NZDk8nOTycFPB0lsPdUQ6pBNAJAnR6AZU6AXpBQKXe8FqnNzzX643b9NDpAZ1eb9guGPbR6QXojPvpBNPx7h9DD70eqNTr77ettp+uzs974BhC3ecpZQ8QERFR8xMEAUXayvtBpiq01Bh6KtZWvVcObeVDBBo7Kbyc5PBwrgoytYQbDyc5vJwN250VdqIPDzUWQagWkgTzsMQARERE1MjySytwO7cUt3JLcCu3FLfzSmv20hSXo/whAo3CTgovZ8X9XpqqMFMz3Cjg4SyHk1zWagKNpSRV84XsZGJXUhMDEBERWZ380gpTuLlVLegYnxeWVTb4WEp7Wa3DTcaA4/VAuHG04UDTmjAAERFRiyIIAgpKK3HTFGrMw83t3FIUan874Hg4yeHnroSfuxLt3JTwclbA0/l+kDGGHkc5vwptEf/qRETUrARBqOrBqRlubuWWNjjgeJoCjqMp6Bift3NXMthQvfivg4iIGpUgCMgreTDg3J+Lcyu3FEUNCDheznK0qyXc+Lsr0daNAYceDf/1EBGRRQRBQG5JRc1wU60np7gB69l4OStqhBvj83ZuSijlLXDmLLUaDEBERGRGpxeQWVgGTX4ZNHllhnk3eebDVA1ZsM/bRVFnuGHAIbExABER2ZBKnR6ZhVpDuMkvRUZ+mem5Jr8MGfllyCzUQlffCnZVfGoEHEe0qzbp2MGeAYdaLgYgIqJWokKnx92CslpDjfF1VqG23tV5jWRSCdq4OqCNyqFG741f1RwcBhyyZgxARERWoLzSEG5q67kxPs8q0kJoQLixk0qgdnVAWzcHtFEp4atyQJsHXns5KyCTcq0bar0YgIiIRKat1OFuvhZ3qoWZjPxS3KnWe5NdpG3QsexlErRROcDXVQlfN4eq54Zg07bqtZeTAlKGG7JxDEBERE2orEJ3P9QUlOJOXlmN3puc4vIGHUtuJ63WW6M0hJsHXns4yhluiBqAAYiIqIH0egGFZZXILSlHbkk58korkFdSjtziqp8lFaZtOUXlyCgow70GhhuFndQQYlwNocbXOBxVNQ+nrZsS7o72vAUDUSNhACIim1RarjMFmfySCuSWVBhCjTHIlBhDTbnheVWwacgE4gcp7WXwdTP21ihNAaf6azeGG6JmxQBERFatUqc3hZO8B4KM8bVZkKl6X/sQdwE3cpTL4O4oh5ujvenn/edyuDvaw91Jbgg6rkq4Ku0YbohaGAYgImoxdHoBd/JKq3pmjMNLxqGmCrPtxteW3PX7QXZSyf3A4iiHytHe9Ny43RBu5HCveq1ytIfCjpd/E1k7BiAiElVhWQUOXsrGntS7+DEtE7klFQ91HFcHO7g7yeGmtK8WXuQ1emiqv3ZWsGeGyFYxABFRs7t5rwR7L9zF3l8z8cvVHFTo7k+skdtJ4VFteMndyRBk3JT2ZsNO7k72UCmremWU9rCTSUU8IyKyNqIHoFWrVmHRokXQaDTo3r07li5digEDBtTZ/vPPP8fKlStx/fp1tG/fHrNnz8bEiRPN2nz33XeYM2cOrly5go4dO+Kjjz7CmDFjmvpUiKgOer2A07fysOfCXey9kIlfMwrN3u/g5YTBwT4YHKxGeIA7wwwRNTlRA9DWrVsRHx+PVatWITo6Gl988QWGDx+O1NRUtG/fvkb7xMREzJo1C2vWrEHfvn1x7NgxTJkyBe7u7hg1ahQA4MiRIxg3bhz+9re/YcyYMdi2bRvGjh2LQ4cOISIiorlPkchmlZRX4uClbOy9cBf7fs0yW8hPKgHCAz0wpCr0dPR2FrFSIrJFEkFoyMLpTSMiIgJhYWFITEw0bQsODsbo0aORkJBQo31UVBSio6OxaNEi07b4+HicOHEChw4dAgCMGzcOBQUF+OGHH0xthg0bBnd3d2zevLlBdRUUFEClUiE/Px+urq4Pe3pENkeTX4q9FzKx98Jd/HwlB+XVrrRyUdhhYFdvDAn2waAuPnB3kotYKRG1RpZ8f4vWA1ReXo7k5GT85S9/MdseExODw4cP17qPVquFg4OD2TalUoljx46hoqIC9vb2OHLkCP7v//7PrE1sbCyWLl1aZy1arRZa7f3/d1pQUGDh2RDZJkEQcO52gWFo69e7OHfb/H87/h5KDO6mxtAQNfoGekBux6EtImoZRAtA2dnZ0Ol0UKvVZtvVajUyMjJq3Sc2Nhb/+Mc/MHr0aISFhSE5ORlr165FRUUFsrOz4evri4yMDIuOCQAJCQmYO3fuo58UkQ0oq9Dh8JVs7LmQiX0XMpFRUGZ6TyIBevu7YXCwIfR09nHmVVZE1CKJPgn6wf84CoJQ538w58yZg4yMDERGRkIQBKjVasTFxWHhwoWQye6vy2HJMQFg1qxZmDlzpul1QUEB/P39H+Z0iFqlzMIy/PhrJvZcyMShS9kordCZ3nOUyzCgsxeGBKvxZDcfeDkrRKyUiKhhRAtAXl5ekMlkNXpmMjMza/TgGCmVSqxduxZffPEF7t69C19fX6xevRouLi7w8vICALRp08aiYwKAQqGAQsH/aBMZCYKAXzMKsffCXey5kImUm3lm7/uqHDA42AdDgtWI7OAJB3suDEhE1kW0ACSXy9GnTx8kJSWZXaKelJSEZ599tt597e3t4efnBwDYsmULRo4cCanUMLegf//+SEpKMpsHtHv3bkRFRTXBWRC1HtpKHY5evWcKPbfzSs3e7+mnwpBgNQYH+yDE15VDW0Rk1UQdAps5cyYmTJiA8PBw9O/fH6tXr0Z6ejqmTp0KwDA0dfv2bWzcuBEAcPHiRRw7dgwRERHIzc3Fp59+inPnzmHDhg2mY86YMQMDBw7EggUL8Oyzz2L79u3Ys2eP6SoxIrrvXnE5fvw1E3t/vYv9aVkoLr8/tKWwk2JAZy8MDlbjqW4+ULs61HMkIiLrImoAGjduHHJycjBv3jxoNBqEhoZi586dCAgIAABoNBqkp6eb2ut0OixZsgRpaWmwt7fHk08+icOHDyMwMNDUJioqClu2bMH777+POXPmoGPHjti6dSvXACKCYWjrSlYR9lzIxJ7UuziZnmt2d3MfF4VhQcJuakR38oJSzqEtImqdRF0HqKXiOkDUmlTo9Dh+/R72XsjEngt3cSOnxOz9EF9X04KEPdqpIJVyaIuIrJNVrANERE0nv6QCP100XLW1Py0TBdXumC6XSdG/oyeGBPvgqWA12rkpRayUiEgcDEBErcT17GLsuXAXey7cxfHrudBVG9vydJLjyW4+GBLsg8c7e8NZwf/pE5Ft438FiaxYabkO21Nu46tfbuD8HfNVmLuonTE4WI0hwT54zN8dMg5tERGZMAARWaHr2cX45y838K8TN03DW3ZSCSI6eGBwNzWGBKvR3tNR5CqJiFouBiAiK6HXC/jpYiY2HrmBn9KyTNv9PZSYEBmAF/v48wajREQNxABE1MLllZTjXydu4p+/pCP93v0ruAZ19cbE/gF4oosPh7eIiCzEAETUQp27nY+NR65je8odaCv1AABXBzuMDffHK5EBCPRyErlCIiLrxQBE1IJoK3X44WwGNh65jpPpeabtIb6umNg/AM8+1o6LExIRNQIGIKIW4E5eKb4+mo4tx9ORXVQOALCXSTA81BcT+wegT4A7771FRNSIGICIRCIIAo5cycHGIzeQdOGuad2eNq4OeCmiPX7Xzx8+Lrz/FhFRU2AAImpmRdpKfH/yFjYeuYHLmUWm7ZEdPDCxfyCGhqhhL5OKWCERUevHAETUTC5nFmLjkRv4LvmW6a7rjnIZngtrhwmRgejaxkXkComIbAcDEFETqtTpsefCXWw8cgOHr+SYtnfwdsLEyAA818cPrg72IlZIRGSbGICImkBWoRZbj6dj09F0aPLLAABSCTAkWI2J/QMR3cmTk5qJiETEAETUSARBwMn0PHx15Dr+e1aDCp1hUrOHkxy/6+uPlyMDeOd1IqIWggGI6BGVVeiwI+UONhy5bnZD0sf83TCxfwBG9PCFgz3X7iEiakkYgIgeUnpOCf559Aa2Hr+J/NIKAIDcTopnerXFxP4B6OnnJm6BRERUJwYgIgvo9QL2X8rCxsPX8dPFLAiGUS74uSvxSmQAxob7w4M3JCUiavEYgIgaIK+kHN+cuIV/Hr2BGzn3b0g6sIs3JkYG4MluvCEpEZE1YQAiqse52/n46sgNbD99G2UVhhuSujjY4cU+/nglsj06eDuLXCERET0MBiCiB5RX6vHDOQ02HrmB5Bu5pu3d2rhgYv9AjO7dFo5y/k+HiMiaWfxf8cDAQLz22muIi4tD+/btm6ImIlFk5Jfh66M38PWxm8gu0gIA7KQSDAttg0lRgQjnDUmJiFoNiwPQ22+/jfXr12PevHl48sknMXnyZIwZMwYKhaIp6iNqUoIg4MjVHHx15AZ2p96/IamPiwIvRbTHS/3aw8eVNyQlImptJIJgvI7FMqdPn8batWuxefNmVFZW4qWXXsJrr72GsLCwxq6x2RUUFEClUiE/Px+urq5il0NNJC2jEH/+9jRO38o3besX5IFJ/QMR0503JCUisjaWfH8/dAAyqqiowKpVq/Duu++ioqICoaGhmDFjBl599VWrHS5gAGrddHoBaw5exae7L6Jcp4fSXoYxYe0wsX8AurXh35uIyFpZ8v390DM5KyoqsG3bNqxbtw5JSUmIjIzE5MmTcefOHcyePRt79uzB119//bCHJ2oS17KL8fa/UnAyPQ8AMLibDxKe68FhLiIiG2NxADp58iTWrVuHzZs3QyaTYcKECfjss8/QrVs3U5uYmBgMHDiwUQslehR6vYCNR67jk//9irIKPVwUdvhgVAhe6ONntT2VRET08CwOQH379sXQoUORmJiI0aNHw97evkabkJAQ/O53v2uUAoke1a3cErzzzRkcuZoDAHi8kxcWvNCTNyYlIrJhFgegq1evIiAgoN42Tk5OWLdu3UMXRdQYBEHAv07cxN/+cwFF2koo7WV4b0Q3vBwRAClXbSYismkWB6DMzExkZGQgIiLCbPvRo0chk8kQHh7eaMURPay7BWX4y3dn8GNaFgAgPMAdi1/shUAvJ5ErIyKilsDi63ynTZuGmzdv1th++/ZtTJs2rVGKInpYgiBge8ptxHx2AD+mZUFuJ8V7I7ph6x/6M/wQEZGJxT1Aqampta7107t3b6SmpjZKUUQPI6dIiznbz2Hn2QwAQI92Knw6thc6q11EroyIiFoaiwOQQqHA3bt30aFDB7PtGo0Gdna8PxKJY9f5DMzedhbZReWwk0owfXBnvDGoIxczJCKiWlmcWIYOHYpZs2Zh+/btUKlUAIC8vDy89957GDp0aKMXSFSf/NIKzN1xHt+fug0A6Kp2wZKxvRDaTiVyZURE1JJZHICWLFmCgQMHIiAgAL179wYApKSkQK1W46uvvmr0Aonqsv9iFt799gwyCsoglQB/eKIj4od0hsJOJnZpRETUwlkcgNq1a4czZ85g06ZNOH36NJRKJV599VWMHz++1jWBiBpbkbYSH++8gK+PpgMAgrycsPjFXugT4C5yZUREZC0eatKOk5MTXn/99cauheg3Hb2agz99exo375UCAOKiAvHusG5QytnrQ0REDffQs5ZTU1ORnp6O8vJys+3PPPPMIxdF9KCyCh0W7UrD2p+vQRCAdm5KLHqxJ6I6eoldGhERWaGHWgl6zJgxOHv2LCQSCYw3kzfeT0mn0zVuhWTzUm7mYea/UnA1qxgAML6fP94bEQwXBw65EhHRw7H4GuEZM2YgKCgId+/ehaOjI86fP48DBw4gPDwcP/30UxOUSLaqvFKPxbvS8Nyqn3E1qxg+Lgqse7UvEp7ryfBDRESPxOIeoCNHjmDfvn3w9vaGVCqFVCrF448/joSEBEyfPh2nTp1qijrJxqTeKcDMf6Xg14xCAMDox9rir890h5ujXOTKiIioNbA4AOl0Ojg7OwMAvLy8cOfOHXTt2hUBAQFIS0tr9ALJtlTq9Pj7/itYtvcSKnQCPJzk+Gh0KIb38BW7NCIiakUsDkChoaE4c+YMOnTogIiICCxcuBByuRyrV6+usTo0kSUuZxbh7X+l4PStfABATIgaHz/XA17OCpErIyKi1sbiAPT++++juNgwGXX+/PkYOXIkBgwYAE9PT2zdurXRC6TWT68XsPbna1i0Kw3aSj1cHOww79nuGP1YO9PkeiIiosYkEYyXcT2Ce/fuwd3dvdV8WRUUFEClUiE/Px+urq5il9OqpeeU4E/fnsaxa/cAAAO7eGPB8z3gq1KKXBkREVkbS76/LeoBqqyshIODA1JSUhAaGmra7uHh8XCVks0SBAFfH0vHR/+9gJJyHZzkMrw/MgS/6+vfaoI0ERG1XBYFIDs7OwQEBHCtH3okmvxS/PnbMzh4KRsAEBHkgcUv9oK/h6PIlRERka2weB2g999/H7NmzcK9e/eaoh5qxQRBwHfJtxDz2QEcvJQNhZ0Uc0aGYPOUSIYfIiJqVhZPgl6+fDkuX76Mtm3bIiAgAE5OTmbvnzx5stGKo9Yjq1CL97adRVLqXQDAY/5uWDK2Fzp6O4tcGRER2SKLA9Do0aOboAxqzXae1WD2trPILamAvUyC+CFd8IeBHWAns7gDkoiIqFE0ylVgrQ2vAmsceSXl+GD7eew4fQcAEOzrik/H9kKwL3+nRETU+JrsKjCihtr361385buzyCzUQiaV4I+DOuKtpzpDbsdeHyIiEp/FAUgqldZ7mTKvELNthWUVmP+fC9h64iYAoKO3E5aMfQyP+buJWxgREVE1Fgegbdu2mb2uqKjAqVOnsGHDBsydO7fRCiPrc/hyNt759gxu55VCIgEmRwfhT7Fd4WAvE7s0IiIiMxaPRzz77LNmjxdeeAEfffQRFi5ciB07dlhcwKpVqxAUFAQHBwf06dMHBw8erLf9pk2b0KtXLzg6OsLX1xevvvoqcnJyTO+vX78eEomkxqOsrMzi2qhhSsor8eH2c3jpH0dxO68U7T0csfX1/nh/ZAjDDxERtUiNNiEjIiICe/bssWifrVu3Ij4+HrNnz8apU6cwYMAADB8+HOnp6bW2P3ToECZOnIjJkyfj/Pnz+Oabb3D8+HH8/ve/N2vn6uoKjUZj9nBwcHjoc6O6Jd+4hxHLDmLDkRsAgFci2+OHGQPQL4irgxMRUcvVKJOgS0tLsWLFCvj5+Vm036efforJkyebAszSpUuxa9cuJCYmIiEhoUb7X375BYGBgZg+fToAICgoCH/4wx+wcOFCs3YSiQRt2rRpcB1arRZardb0uqCgwKLzsEXaSh0+S7qE1QeuQC8AvioHLHi+JwZ28Ra7NCIiot9kcQ+Qu7s7PDw8TA93d3e4uLhg7dq1WLRoUYOPU15ejuTkZMTExJhtj4mJweHDh2vdJyoqCrdu3cLOnTshCALu3r2Lb7/9Fk8//bRZu6KiIgQEBMDPzw8jR47EqVOn6q0lISEBKpXK9PD392/wedii8ko9xv79CP6+3xB+ng/zw//iBzL8EBGR1bC4B+izzz4zuwpMKpXC29sbERERcHd3b/BxsrOzodPpoFarzbar1WpkZGTUuk9UVBQ2bdqEcePGoaysDJWVlXjmmWewYsUKU5tu3bph/fr16NGjBwoKCrBs2TJER0fj9OnT6Ny5c63HnTVrFmbOnGl6XVBQwBBUj0OXs3D6Vj5cHOyw5MVeiOne8N42IiKilsDiABQXF9eoBTx4Sb0gCHVeZp+amorp06fjgw8+QGxsLDQaDd555x1MnToVX375JQAgMjISkZGRpn2io6MRFhaGFStWYPny5bUeV6FQQKFQNNIZtX67zhluZzH6sXYMP0REZJUsDkDr1q2Ds7MzXnzxRbPt33zzDUpKSjBp0qQGHcfLywsymaxGb09mZmaNXiGjhIQEREdH45133gEA9OzZE05OThgwYADmz58PX1/fGvtIpVL07dsXly5dalBdVD+dXsCeC4YAFMvwQ0REVsriOUCffPIJvLy8amz38fHBxx9/3ODjyOVy9OnTB0lJSWbbk5KSEBUVVes+JSUlkErNS5bJDJdZ13VHD0EQkJKSUms4Issl38hFTnE5VEp7RHTglV5ERGSdLO4BunHjBoKCgmpsDwgIqPPy9brMnDkTEyZMQHh4OPr374/Vq1cjPT0dU6dOBWCYm3P79m1s3LgRADBq1ChMmTIFiYmJpiGw+Ph49OvXD23btgUAzJ07F5GRkejcuTMKCgqwfPlypKSk4PPPP7f0VKkWu84beuwGd/OBPW9mSkREVsriAOTj44MzZ84gMDDQbPvp06fh6elp0bHGjRuHnJwczJs3DxqNBqGhodi5cycCAgIAABqNxixUxcXFobCwECtXrsTbb78NNzc3PPXUU1iwYIGpTV5eHl5//XVkZGRApVKhd+/eOHDgAPr162fpqdIDBEEwBSDO/SEiImtm8d3g//znP+Nf//oX1q1bh4EDBwIA9u/fj9deew0vvPACFi9e3CSFNifeDb525+/k4+nlh6Cwk+LUB0PhKOe9dImIqOVo0rvBz58/Hzdu3MDgwYNhZ2fYXa/XY+LEiRbNASLrs/u8YfLzwC7eDD9ERGTVLP4Wk8vl2Lp1K+bPn4+UlBQolUr06NHDNGxFrZdx+ItXfxERkbV76P8b37lz5zoXFqTWJz2nBL9mFEImlWBwNx+xyyEiInokFl/G88ILL+CTTz6psX3RokU11gai1sPY+9Mv0APuTnKRqyEiIno0Fgeg/fv317j3FgAMGzYMBw4caJSiqOXZnWoc/qp9kUoiIiJrYnEAKioqglxeswfA3t6ed1FvpbIKtThxIxcAL38nIqLWweIAFBoaiq1bt9bYvmXLFoSEhDRKUdSy7LlwF4IA9PRToa2bUuxyiIiIHpnFk6DnzJmD559/HleuXMFTTz0FANi7dy++/vprfPvtt41eIInPtPhhCIe/iIiodbA4AD3zzDP497//jY8//hjffvstlEolevXqhX379nHRwFaosKwChy/nAODl70RE1Ho81GXwTz/9tGkidF5eHjZt2oT4+HicPn0aOp2uUQskcf2UloVynR4dvJzQycdZ7HKIiIgaxUPfzXLfvn145ZVX0LZtW6xcuRIjRozAiRMnGrM2agGq3/tLIpGIXA0REVHjsKgH6NatW1i/fj3Wrl2L4uJijB07FhUVFfjuu+84AboV0lbq8FNaFgAghpe/ExFRK9LgHqARI0YgJCQEqampWLFiBe7cuYMVK1Y0ZW0kssOXc1CkrYSPiwKP+bmJXQ4REVGjaXAP0O7duzF9+nS88cYbvAWGjTAufhjTXQ2plMNfRETUejS4B+jgwYMoLCxEeHg4IiIisHLlSmRlZTVlbSQinV5AUqrh7u+8+ouIiFqbBgeg/v37Y82aNdBoNPjDH/6ALVu2oF27dtDr9UhKSkJhYWFT1knN7GR6LrKLyuHiYIfIDp5il0NERNSoLL4KzNHREa+99hoOHTqEs2fP4u2338Ynn3wCHx8fPPPMM01RI4lg1znD8Nfgbj6wlz30xYJEREQt0iN9s3Xt2hULFy7ErVu3sHnz5saqiUQmCAJ2c/iLiIhasUb5v/YymQyjR4/Gjh07GuNwJLJfMwqRfq8ECjspnujqLXY5REREjY5jG1SDcfHDAZ294Sh/qMXCiYiIWjQGIKph13nD8BcXPyQiotaKAYjM3LxXgguaAkglwJBgBiAiImqdGIDIjHH4q1+QBzyc5CJXQ0RE1DQYgMjM7vO8+ouIiFo/BiAyyS7S4viNewCAoSEc/iIiotaLAYhM9qTehSAAoe1c4efuKHY5RERETYYBiExMix+GcPiLiIhaNwYgAgAUaStx6FI2ACA2lAGIiIhaNwYgAgD8lJaJcp0egZ6O6OzjLHY5RERETYoBiADcX/wwtnsbSCQSkashIiJqWgxABG2lDj/+mgkAiOHl70REZAMYgAhHruSgSFsJbxcFevu7iV0OERFRk2MAItPw19AQNaRSDn8REVHrxwBk43R6AUmpXP2ZiIhsCwOQjUu5mYvsIi1cHOzQv4On2OUQERE1CwYgG2cc/nqqmw/kdvznQEREtoHfeDZMEATT3d85/EVERLaEAciGpd0txI2cEsjtpHiii7fY5RARETUbBiAbtrtq+GtAJy84KexEroaIiKj5MADZMA5/ERGRrWIAslE375Xg/J0CSCXA4GAfscshIiJqVgxANmp31do/4YEe8HRWiFwNERFR82IAslEc/iIiIlvGAGSDcoq0OHH9HgAgJkQtcjVERETNjwHIBu29kAm9AHRv6wp/D0exyyEiImp2DEA2yDj8FRPC4S8iIrJNDEA2pkhbiYOXswEAsaEc/iIiItvEAGRjDlzMQnmlHgGejuiqdhG7HCIiIlEwANmY6ld/SSQSkashIiISBwOQDSmv1GPfr5kAePUXERHZNgYgG3Lkag4Kyyrh5axAWHt3scshIiISDQOQDdldNfw1NEQNqZTDX0REZLsYgGyEXi8gqer2F7HdOfxFRES2TfQAtGrVKgQFBcHBwQF9+vTBwYMH622/adMm9OrVC46OjvD19cWrr76KnJwcszbfffcdQkJCoFAoEBISgm3btjXlKViFUzfzkFmohYvCDlEdvcQuh4iISFSiBqCtW7ciPj4es2fPxqlTpzBgwAAMHz4c6enptbY/dOgQJk6ciMmTJ+P8+fP45ptvcPz4cfz+9783tTly5AjGjRuHCRMm4PTp05gwYQLGjh2Lo0ePNtdptUjG4a9B3XwgtxM99xIREYlKIgiCINaHR0REICwsDImJiaZtwcHBGD16NBISEmq0X7x4MRITE3HlyhXTthUrVmDhwoW4efMmAGDcuHEoKCjADz/8YGozbNgwuLu7Y/PmzQ2qq6CgACqVCvn5+XB1dX3Y02sxBEHAk4t/wvWcEqx8qTdG9mwrdklERESNzpLvb9G6AsrLy5GcnIyYmBiz7TExMTh8+HCt+0RFReHWrVvYuXMnBEHA3bt38e233+Lpp582tTly5EiNY8bGxtZ5TADQarUoKCgwe7QmlzKLcD2nBHI7KQZ19RG7HCIiItGJFoCys7Oh0+mgVptPyFWr1cjIyKh1n6ioKGzatAnjxo2DXC5HmzZt4ObmhhUrVpjaZGRkWHRMAEhISIBKpTI9/P39H+HMWp5d5wzn/ngnLzgr7ESuhoiISHyiTwZ5cDViQRDqXKE4NTUV06dPxwcffIDk5GT873//w7Vr1zB16tSHPiYAzJo1C/n5+aaHcTittdiVarz5Ka/+IiIiAgDRugO8vLwgk8lq9MxkZmbW6MExSkhIQHR0NN555x0AQM+ePeHk5IQBAwZg/vz58PX1RZs2bSw6JgAoFAooFIpHPKOW6VZuCc7dLoBUAgxhACIiIgIgYg+QXC5Hnz59kJSUZLY9KSkJUVFRte5TUlICqdS8ZJlMBsDQywMA/fv3r3HM3bt313nM1s649k94gAe8nFtnyCMiIrKUqBNCZs6ciQkTJiA8PBz9+/fH6tWrkZ6ebhrSmjVrFm7fvo2NGzcCAEaNGoUpU6YgMTERsbGx0Gg0iI+PR79+/dC2reHKphkzZmDgwIFYsGABnn32WWzfvh179uzBoUOHRDtPMRlvfhrDxQ+JiIhMRA1A48aNQ05ODubNmweNRoPQ0FDs3LkTAQEBAACNRmO2JlBcXBwKCwuxcuVKvP3223Bzc8NTTz2FBQsWmNpERUVhy5YteP/99zFnzhx07NgRW7duRURERLOfn9juFZfj2LV7AAx3fyciIiIDUdcBaqlayzpA/zpxE3/+9gyCfV3xw4wBYpdDRETUpKxiHSBqervP895fREREtWEAaqVKyitx8FIWAA5/ERERPYgBqJXan5YFbaUe/h5KdGvjInY5RERELQoDUCtlvPorNqRNvYtAEhER2SIGoFaoQqfH3l8zAQCxoRz+IiIiehADUCv0y9UcFJZVwstZjrD27mKXQ0RE1OIwALVCxuGvoSFqyKQc/iIiInoQA1Aro9cLpsvfY0I4/EVERFQbBqBW5vStPGQWauGssENUJ0+xyyEiImqRGIBamV1VvT+DunpDYScTuRoiIqKWiQGoFREEAbuNl79z8UMiIqI6MQC1Ipczi3A1uxhymRSDunqLXQ4REVGLxQDUihiv/orq5AkXB3uRqyEiImq5GIBakd2pxpufcviLiIioPgxArcSdvFKcuZUPiQQYEsy7vxMREdWHAaiVME5+7tPeHd4uCpGrISIiatkYgFoJ4+XvHP4iIiL6bQxArUBucTmOXb8HgAGIiIioIRiAWoG9v2ZCpxfQrY0L2ns6il0OERFRi8cA1AoYL3+PYe8PERFRgzAAWbmS8kocuJgFAIjtzqu/iIiIGoIByModuJgNbaUefu5KhPi6il0OERGRVWAAsnLV7/0lkUhEroaIiMg6MABZsQqdHnsuGC5/jwnh8BcREVFDMQBZsaNX76GgrBKeTnKEB3qIXQ4REZHVYACyYrtTDcNfQ4LVkEk5/EVERNRQDEBWSq8XsNu4+nMoh7+IiIgswQBkpc7czkdGQRmc5DJEdfQSuxwiIiKrwgBkpYyLHw7q6gMHe5nI1RAREVkXBiArdX/1Zw5/ERERWYoByApdzizC1axi2MskeLKbj9jlEBERWR0GICtk7P2J6ugFVwd7kashIiKyPgxAVmg3h7+IiIgeCQOQldHkl+L0rXxIJMBQrv5MRET0UBiArExSqmHtn7D27vBxcRC5GiIiIuvEAGRldplufsreHyIioofFAGRF8krK8cvVewCAmJA2IldDRERkvRiArMjeC5nQ6QV0Vbsg0MtJ7HKIiIisFgOQFTHe/JTDX0RERI+GAchKlJbrsP9iFgAgpjuHv4iIiB4FA5CVOHApC2UVerRzU6J7W1exyyEiIrJqDEBWovq9vyQSicjVEBERWTcGICtQqdNj74VMAEAsh7+IiIgeGQOQFTh27R7ySyvg4SRH30APscshIiKyegxAVsA4/DUk2AcyKYe/iIiIHhUDUAsnCAJ2V93+gosfEhERNQ4GoBbuzK18aPLL4CiX4fHOXmKXQ0RE1CowALVwxsUPB3X1hoO9TORqiIiIWgcGoBZu13nD8Bev/iIiImo8DEAt2JWsIlzOLIKdVIJBXX3ELoeIiKjVYABqwYxXf/Xv6AmV0l7kaoiIiFoPO7ELoLrt5vAXEVGddDodKioqxC6DmplcLodU+uj9NwxALVRGfhlSbuYBAGJCePd3IiIjQRCQkZGBvLw8sUshEUilUgQFBUEulz/ScRiAWqikqqu/erd3g4+rg8jVEBG1HMbw4+PjA0dHR94f0Ybo9XrcuXMHGo0G7du3f6S/vegBaNWqVVi0aBE0Gg26d++OpUuXYsCAAbW2jYuLw4YNG2psDwkJwfnz5wEA69evx6uvvlqjTWlpKRwcrCdI8OovIqKadDqdKfx4enqKXQ6JwNvbG3fu3EFlZSXs7R9+fqyok6C3bt2K+Ph4zJ49G6dOncKAAQMwfPhwpKen19p+2bJl0Gg0psfNmzfh4eGBF1980aydq6urWTuNRmNV4Se/pAK/XM0BwABERFSdcc6Po6OjyJWQWIxDXzqd7pGOI2oP0KefforJkyfj97//PQBg6dKl2LVrFxITE5GQkFCjvUqlgkqlMr3+97//jdzc3Bo9PhKJBG3aNDw4aLVaaLVa0+uCggJLT6VR7Uu7i0q9gC5qZwR5OYlaCxFRS8RhL9vVWH970XqAysvLkZycjJiYGLPtMTExOHz4cIOO8eWXX2LIkCEICAgw215UVISAgAD4+flh5MiROHXqVL3HSUhIMIUrlUoFf39/y06mke06x3t/ERERNSXRAlB2djZ0Oh3UavMrnNRqNTIyMn5zf41Ggx9++MHUe2TUrVs3rF+/Hjt27MDmzZvh4OCA6OhoXLp0qc5jzZo1C/n5+abHzZs3H+6kGkFZhQ77L2YB4PAXERHVLjAwEEuXLm1w+59++gkSiYRXzlUj+iToB7uyBEFoUPfW+vXr4ebmhtGjR5ttj4yMRGRkpOl1dHQ0wsLCsGLFCixfvrzWYykUCigUCsuLbwIHL2WjtEKHdm5KhLZzFbscIiJqBIMGDcJjjz1mUWipz/Hjx+Hk1PApElFRUdBoNGbTSFqixv491Ue0AOTl5QWZTFajtyczM7NGr9CDBEHA2rVrMWHChN9cB0AqlaJv37719gC1JMbVn4eGqDnGTURkQwRBgE6ng53db381e3t7W3RsuVxu0dxYWyDaEJhcLkefPn2QlJRktj0pKQlRUVH17rt//35cvnwZkydP/s3PEQQBKSkp8PX1faR6m0OlTo+9F3j5OxFRQwmCgJLySlEegiA0qMa4uDjs378fy5Ytg0QigUQiwfXr103DUrt27UJ4eDgUCgUOHjyIK1eu4Nlnn4VarYazszP69u2LPXv2mB3zwSEwiUSCf/zjHxgzZgwcHR3RuXNn7Nixw/T+g0NgxlGUXbt2ITg4GM7Ozhg2bBg0Go1pn8rKSkyfPh1ubm7w9PTEu+++i0mTJtUYeanuxo0bGDVqFNzd3eHk5ITu3btj586dpvdTU1MxYsQIODs7Q61WY8KECcjOzq7399RURB0CmzlzJiZMmIDw8HD0798fq1evRnp6OqZOnQrAMDfn9u3b2Lhxo9l+X375JSIiIhAaGlrjmHPnzkVkZCQ6d+6MgoICLF++HCkpKfj888+b5ZwexbHr95BbUgF3R3v0DXQXuxwiohavtEKHkA92ifLZqfNi4Sj/7a/RZcuW4eLFiwgNDcW8efMAGHpwjF/uf/7zn7F48WJ06NABbm5uuHXrFkaMGIH58+fDwcEBGzZswKhRo5CWlob27dvX+Tlz587FwoULsWjRIqxYsQIvv/wybty4AQ8Pj1rbl5SUYPHixfjqq68glUrxyiuv4E9/+hM2bdoEAFiwYAE2bdqEdevWITg4GMuWLcO///1vPPnkk3XWMG3aNJSXl+PAgQNwcnJCamoqnJ2dARjm7j7xxBOYMmUKPv30U5SWluLdd9/F2LFjsW/fvjp/T01F1AA0btw45OTkYN68edBoNAgNDcXOnTtNV3VpNJoaawLl5+fju+++w7Jly2o9Zl5eHl5//XVkZGRApVKhd+/eOHDgAPr169fk5/OojPf+Ghyshp2M96klImoNVCoV5HI5HB0dax2GmjdvHoYOHWp67enpiV69eplez58/H9u2bcOOHTvw5ptv1vk5cXFxGD9+PADg448/xooVK3Ds2DEMGzas1vYVFRX4+9//jo4dOwIA3nzzTVPwAIAVK1Zg1qxZGDNmDABg5cqVZr05tUlPT8fzzz+PHj16AAA6dOhgei8xMRFhYWH4+OOPTdvWrl0Lf39/XLx4EV26dKn399TYRJ8E/cc//hF//OMfa31v/fr1NbapVCqUlJTUebzPPvsMn332WWOV12wEQcDuqvk/HP4iImoYpb0MqfNiRfvsxhAeHm72uri4GHPnzsV//vMf04rHpaWldS4SbNSzZ0/TcycnJ7i4uCAzM7PO9o6OjqbwAwC+vr6m9vn5+bh7965Z54FMJkOfPn2g1+vrPOb06dPxxhtvYPfu3RgyZAief/55U13Jycn48ccfTT1C1V25cgVdunSp9/wam+gBiAzO3S7AnfwyKO1lGNDZS+xyiIisgkQiadAwVEv24NVc77zzDnbt2oXFixejU6dOUCqVeOGFF1BeXl7vcR68LYREIqk3rNTW/sF5TbVdqV2f3//+94iNjcV///tf7N69GwkJCViyZAneeust6PV6jBo1CgsWLKixnxjzdDnO0kIYr/56oos3HBrp/1UQEVHLIJfLG3zrhoMHDyIuLg5jxoxBjx490KZNmyadDFwblUoFtVqNY8eOmbbpdLrfXFgYAPz9/TF16lR8//33ePvtt7FmzRoAQFhYGM6fP4/AwEB06tTJ7GEMgZb8nh4VA1ALYQxAsaH1LwFARETWJzAwEEePHsX169eRnZ1db89Mp06d8P333yMlJQWnT5/GSy+9VG/7pvLWW28hISEB27dvR1paGmbMmIHc3Nx6l2iJj4/Hrl27cO3aNZw8eRL79u1DcHAwAMME6Xv37mH8+PE4duwYrl69it27d+O1114zhR5Lfk+PigGoBbiaVYRLmUWwk0rwVFcGICKi1uZPf/oTZDIZQkJC4O3tXe98ns8++wzu7u6IiorCqFGjEBsbi7CwsGas1uDdd9/F+PHjMXHiRPTv3x/Ozs6IjY2t9+biOp0O06ZNQ3BwMIYNG4auXbti1apVAIC2bdvi559/hk6nQ2xsLEJDQzFjxgyoVCpIpYY4Ysnv6VFJhIYuZGBDCgoKoFKpkJ+fD1fXpl+N+e/7r+CTH37FgM5e+GpyRJN/HhGRtSorK8O1a9cQFBRU7xcxNT69Xo/g4GCMHTsWf/vb30Sro75/A5Z8f1v3zLFWwjj8FRPC3h8iImoZbty4gd27d+OJJ56AVqvFypUrce3aNbz00ktil9YoOAQmsrsFZTiVngcAGMq7vxMRUQshlUqxfv169O3bF9HR0Th79iz27NljmtNj7dgDJLKkVMPih4/5u6GNit25RETUMvj7++Pnn38Wu4wmwx4gke3i4odERETNjgFIRPmlFThyJQcAENOd83+IiIiaCwOQiH78NROVegGdfJzR0bvm0uBERETUNBiARLQ71Tj8xd4fIiKi5sQAJJKyCh1+SssCwPk/REREzY0BSCSHLmWjpFwHX5UDerRTiV0OERGRTWEAEkn1xQ/ru68KERERNT4GIBFU6vTYc8Gw/g+Hv4iIWr9BgwYhPj6+UY8ZFxeH0aNHN+oxH3T9+nVIJBKkpKQ06eeIgQFIBCdu5CK3pAJujvboF+QhdjlEREQ2hwFIBMbhr8Hd1LCT8U9ARPTQBAEoLxbn0cB7icfFxWH//v1YtmwZJBIJJBIJrl+/DgBITU3FiBEj4OzsDLVajQkTJiA7O9u077fffosePXpAqVTC09MTQ4YMQXFxMf76179iw4YN2L59u+mYP/30U62fX9cxjNatW4fg4GA4ODigW7dupru3A0BQUBAAoHfv3pBIJBg0aJBlf58WjLfCaGaCIGD3ecPwFxc/JCJ6RBUlwMdtxfns9+4AcqffbLZs2TJcvHgRoaGhmDdvHgDA29sbGo0GTzzxBKZMmYJPP/0UpaWlePfddzF27Fjs27cPGo0G48ePx8KFCzFmzBgUFhbi4MGDEAQBf/rTn3DhwgUUFBRg3bp1AAAPj5ojCvUdAwDWrFmDDz/8ECtXrkTv3r1x6tQpTJkyBU5OTpg0aRKOHTuGfv36Yc+ePejevTvkcnkj/gLFxQDUzM7fKcDtvFI42EsxsLO32OUQEVETU6lUkMvlcHR0RJs29+d9JiYmIiwsDB9//LFp29q1a+Hv74+LFy+iqKgIlZWVeO655xAQEAAA6NGjh6mtUqmEVqs1O+aDNBpNvcf429/+hiVLluC5554DYOjxSU1NxRdffIFJkybB29vwPeXp6Vnv51gjBqBmtrtq+OuJLt5QymUiV0NEZOXsHQ09MWJ99iNITk7Gjz/+CGfnmncCuHLlCmJiYjB48GD06NEDsbGxiImJwQsvvAB3d/cGf0avXr3qPEZWVhZu3ryJyZMnY8qUKaZ9KisroVK1/uVZGICa2a7zvPqLiKjRSCQNGoZqifR6PUaNGoUFCxbUeM/X1xcymQxJSUk4fPgwdu/ejRUrVmD27Nk4evSoaW7Ob6nvGI6OhgC3Zs0aRERE1NivteMM3GZ0PbsYaXcLIZNK8FQ3H7HLISKiZiKXy6HT6cy2hYWF4fz58wgMDESnTp3MHk5OhlAnkUgQHR2NuXPn4tSpU5DL5di2bVudx6xNXcdQq9Vo164drl69WuPzjQHLOOenIZ9jbdgD1IzS75XAy1mBrm2c4ebYeiaSERFR/QIDA3H06FFcv34dzs7O8PDwwLRp07BmzRqMHz8e77zzDry8vHD58mVs2bIFa9aswYkTJ7B3717ExMTAx8cHR48eRVZWFoKDg03H3LVrF9LS0uDp6QmVSgV7e3uzzz169Gi9x/jrX/+K6dOnw9XVFcOHD4dWq8WJEyeQm5uLmTNnwsfHB0qlEv/73//g5+cHBweH1jM8JlAN+fn5AgAhPz+/0Y9dqdMLWYVljX5cIiJbUFpaKqSmpgqlpaVil2KRtLQ0ITIyUlAqlQIA4dq1a4IgCMLFixeFMWPGCG5uboJSqRS6desmxMfHC3q9XkhNTRViY2MFb29vQaFQCF26dBFWrFhhOmZmZqYwdOhQwdnZWQAg/PjjjzU+97eOIQiCsGnTJuGxxx4T5HK54O7uLgwcOFD4/vvvTe+vWbNG8Pf3F6RSqfDEE080xa/HIvX9G7Dk+1siCA1cyMCGFBQUQKVSIT8/H66urmKXQ0REVcrKynDt2jUEBQXBwcFB7HJIBPX9G7Dk+5tzgIiIiMjmMAARERGRzWEAIiIiIpvDAEREREQ2hwGIiIisDq/fsV2N9bdnACIiIqthXOempKRE5EpILOXl5QAefbVqLoRIRERWQyaTwc3NDZmZmQAAR0dHSCQSkaui5qLX65GVlQVHR0fY2T1ahGEAIiIiq2K8K7kxBJFtkUqlaN++/SMHXwYgIiKyKhKJBL6+vvDx8UFFRYXY5VAzk8vlkEoffQYPAxAREVklmUxmE3ctp6bBSdBERERkcxiAiIiIyOYwABEREZHN4RygWhgXWSooKBC5EiIiImoo4/d2QxZLZACqRWFhIQDA399f5EqIiIjIUoWFhVCpVPW2kQhcT7wGvV6PO3fuwMXFpdEX2CooKIC/vz9u3rwJV1fXRj02WY5/j5aFf4+WhX+Plod/k/oJgoDCwkK0bdv2Ny+VZw9QLaRSKfz8/Jr0M1xdXfmPtwXh36Nl4d+jZeHfo+Xh36Ruv9XzY8RJ0ERERGRzGICIiIjI5jAANTOFQoEPP/wQCoVC7FII/Hu0NPx7tCz8e7Q8/Js0Hk6CJiIiIpvDHiAiIiKyOQxAREREZHMYgIiIiMjmMAARERGRzWEAakarVq1CUFAQHBwc0KdPHxw8eFDskmxWQkIC+vbtCxcXF/j4+GD06NFIS0sTuyyC4W8jkUgQHx8vdik27fbt23jllVfg6ekJR0dHPPbYY0hOTha7LJtUWVmJ999/H0FBQVAqlejQoQPmzZsHvV4vdmlWjQGomWzduhXx8fGYPXs2Tp06hQEDBmD48OFIT08XuzSbtH//fkybNg2//PILkpKSUFlZiZiYGBQXF4tdmk07fvw4Vq9ejZ49e4pdik3Lzc1FdHQ07O3t8cMPPyA1NRVLliyBm5ub2KXZpAULFuDvf/87Vq5ciQsXLmDhwoVYtGgRVqxYIXZpVo2XwTeTiIgIhIWFITEx0bQtODgYo0ePRkJCgoiVEQBkZWXBx8cH+/fvx8CBA8UuxyYVFRUhLCwMq1atwvz58/HYY49h6dKlYpdlk/7yl7/g559/Zi91CzFy5Eio1Wp8+eWXpm3PP/88HB0d8dVXX4lYmXVjD1AzKC8vR3JyMmJiYsy2x8TE4PDhwyJVRdXl5+cDADw8PESuxHZNmzYNTz/9NIYMGSJ2KTZvx44dCA8Px4svvggfHx/07t0ba9asEbssm/X4449j7969uHjxIgDg9OnTOHToEEaMGCFyZdaNN0NtBtnZ2dDpdFCr1Wbb1Wo1MjIyRKqKjARBwMyZM/H4448jNDRU7HJs0pYtW3Dy5EkcP35c7FIIwNWrV5GYmIiZM2fivffew7FjxzB9+nQoFApMnDhR7PJszrvvvov8/Hx069YNMpkMOp0OH330EcaPHy92aVaNAagZSSQSs9eCINTYRs3vzTffxJkzZ3Do0CGxS7FJN2/exIwZM7B79244ODiIXQ4B0Ov1CA8Px8cffwwA6N27N86fP4/ExEQGIBFs3boV//znP/H111+je/fuSElJQXx8PNq2bYtJkyaJXZ7VYgBqBl5eXpDJZDV6ezIzM2v0ClHzeuutt7Bjxw4cOHAAfn5+Ypdjk5KTk5GZmYk+ffqYtul0Ohw4cAArV66EVquFTCYTsULb4+vri5CQELNtwcHB+O6770SqyLa98847+Mtf/oLf/e53AIAePXrgxo0bSEhIYAB6BJwD1Azkcjn69OmDpKQks+1JSUmIiooSqSrbJggC3nzzTXz//ffYt28fgoKCxC7JZg0ePBhnz55FSkqK6REeHo6XX34ZKSkpDD8iiI6OrrEsxMWLFxEQECBSRbatpKQEUqn517VMJuNl8I+IPUDNZObMmZgwYQLCw8PRv39/rF69Gunp6Zg6darYpdmkadOm4euvv8b27dvh4uJi6p1TqVRQKpUiV2dbXFxcasy9cnJygqenJ+dkieT//u//EBUVhY8//hhjx47FsWPHsHr1aqxevVrs0mzSqFGj8NFHH6F9+/bo3r07Tp06hU8//RSvvfaa2KVZNV4G34xWrVqFhQsXQqPRIDQ0FJ999hkvuRZJXXOv1q1bh7i4uOYthmoYNGgQL4MX2X/+8x/MmjULly5dQlBQEGbOnIkpU6aIXZZNKiwsxJw5c7Bt2zZkZmaibdu2GD9+PD744API5XKxy7NaDEBERERkczgHiIiIiGwOAxARERHZHAYgIiIisjkMQERERGRzGICIiIjI5jAAERERkc1hACIiIiKbwwBERERENocBiIisjkQiwb///W+xy7DITz/9BIlEgry8PLFLISIwABGRBeLi4iCRSGo8hg0bJnZpv2nQoEGQSCTYsmWL2falS5ciMDBQnKKISDQMQERkkWHDhkGj0Zg9Nm/eLHZZDeLg4ID3338fFRUVYpfSaMrLy8UugcgqMQARkUUUCgXatGlj9nB3dze9L5FIkJiYiOHDh0OpVCIoKAjffPON2THOnj2Lp556CkqlEp6ennj99ddRVFRk1mbt2rXo3r07FAoFfH198eabb5q9n52djTFjxsDR0RGdO3fGjh07frP28ePHIz8/H2vWrKmzTVxcHEaPHm22LT4+HoMGDTK9HjRoEN566y3Ex8fD3d0darUaq1evRnFxMV599VW4uLigY8eO+OGHH2oc/+eff0avXr3g4OCAiIgInD171uz9w4cPY+DAgVAqlfD398f06dNRXFxsej8wMBDz589HXFwcVCoVb1BK9JAYgIio0c2ZMwfPP/88Tp8+jVdeeQXjx4/HhQsXAAAlJSUYNmwY3N3dcfz4cXzzzTfYs2ePWcBJTEzEtGnT8Prrr+Ps2bPYsWMHOnXqZPYZc+fOxdixY3HmzBmMGDECL7/8Mu7du1dvXa6urnjvvfcwb948s1DxMDZs2AAvLy8cO3YMb731Ft544w28+OKLiIqKwsmTJxEbG4sJEyagpKTEbL933nkHixcvxvHjx+Hj44NnnnnG1CN19uxZxMbG4rnnnsOZM2ewdetWHDp0qEb4W7RoEUJDQ5GcnIw5c+Y80nkQ2SyBiKiBJk2aJMhkMsHJycnsMW/ePFMbAMLUqVPN9ouIiBDeeOMNQRAEYfXq1YK7u7tQVFRkev+///2vIJVKhYyMDEEQBKFt27bC7Nmz66wDgPD++++bXhcVFQkSiUT44Ycf6tzniSeeEGbMmCGUlZUJAQEBppo/++wzISAgwOwcn332WbN9Z8yYITzxxBNmx3r88cdNrysrKwUnJydhwoQJpm0ajUYAIBw5ckQQBEH48ccfBQDCli1bTG1ycnIEpVIpbN26VRAEQZgwYYLw+uuvm332wYMHBalUKpSWlgqCIAgBAQHC6NGj6zxPImoYO3HjFxFZmyeffBKJiYlm2zw8PMxe9+/fv8brlJQUAMCFCxfQq1cvODk5md6Pjo6GXq9HWloaJBIJ7ty5g8GDB9dbR8+ePU3PnZyc4OLigszMzN+sX6FQYN68eXjzzTfxxhtv/Gb7hny+TCaDp6cnevToYdqmVqsBoEZN1X83Hh4e6Nq1q6l3LDk5GZcvX8amTZtMbQRBgF6vx7Vr1xAcHAwACA8Pf+i6iciAAYiILOLk5FRjOKohJBIJAMMXuvF5bW2USmWDjmdvb19jX71e36B9X3nlFSxevBjz58+vcQWYVCqFIAhm22qbNF3b51ffZjzHhtRUve0f/vAHTJ8+vUab9u3bm55XD49E9HA4B4iIGt0vv/xS43W3bt0AACEhIUhJSTGbg/Pzzz9DKpWiS5cucHFxQWBgIPbu3dtk9UmlUiQkJCAxMRHXr183e8/b2xsajcZsm7H3qjFU/93k5ubi4sWLpt9NWFgYzp8/j06dOtV4yOXyRquBiBiAiMhCWq0WGRkZZo/s7GyzNt988w3Wrl2Lixcv4sMPP8SxY8dME3lffvllODg4YNKkSTh37hx+/PFHvPXWW5gwYYJp2Oivf/0rlixZguXLl+PSpUs4efIkVqxY0ajn8fTTTyMiIgJffPGF2fannnoKJ06cwMaNG3Hp0iV8+OGHOHfuXKN97rx587B3716cO3cOcXFx8PLyMl119u677+LIkSOYNm0aUlJScOnSJezYsQNvvfVWo30+ERkwABGRRf73v//B19fX7PH444+btZk7dy62bNmCnj17YsOGDdi0aRNCQkIAAI6Ojti1axfu3buHvn374oUXXsDgwYOxcuVK0/6TJk3C0qVLsWrVKnTv3h0jR47EpUuXGv1cFixYgLKyMrNtsbGxmDNnDv785z+jb9++KCwsxMSJExvtMz/55BPMmDEDffr0gUajwY4dO0y9Oz179sT+/ftx6dIlDBgwAL1798acOXPg6+vbaJ9PRAYS4cHBbiKiRyCRSLBt27Yaa+kQEbUk7AEiIiIim8MARERERDaHl8ETUaPiqDoRWQP2ABEREZHNYQAiIiIim8MARERERDaHAYiIiIhsDgMQERER2RwGICIiIrI5DEBERERkcxiAiIiIyOb8P/+nBAR69ZBeAAAAAElFTkSuQmCC",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.xlabel('Epoch Number')\n",
    "plt.ylabel('Accuracy')\n",
    "plt.plot(training_history.history['accuracy'], label='training set')\n",
    "plt.plot(training_history.history['val_accuracy'], label='test set')\n",
    "plt.legend()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Evaluate model accuracy\n",
    "\n",
    "We need to compare the accuracy of our model on **training** set and on **test** set. We expect our model to perform similarly on both sets. If the performance on a test set will be poor comparing to a training set it would be an indicator for us that the model is overfitted and we have a \"high variance\" issue."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Training set accuracy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%capture\n",
    "train_loss, train_accuracy = model.evaluate(x_train_normalized, y_train)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Training loss:  0.05242614075541496\n",
      "Training accuracy:  0.9858166575431824\n"
     ]
    }
   ],
   "source": [
    "print('Training loss: ', train_loss)\n",
    "print('Training accuracy: ', train_accuracy)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Test set accuracy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%capture\n",
    "validation_loss, validation_accuracy = model.evaluate(x_test_normalized, y_test)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Validation loss:  0.06036457419395447\n",
      "Validation accuracy:  0.9832000136375427\n"
     ]
    }
   ],
   "source": [
    "print('Validation loss: ', validation_loss)\n",
    "print('Validation accuracy: ', validation_accuracy)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Save the model\n",
    "\n",
    "We will save the entire model to a `HDF5` file. The `.h5` extension of the file indicates that the model shuold be saved in Keras format as HDF5 file. To use this model on the front-end we will convert it (later in this notebook) to Javascript understandable format (`tfjs_layers_model` with .json and .bin files) using [tensorflowjs_converter](https://www.tensorflow.org/js/tutorials/conversion/import_saved_model) as it is specified in the [main README](https://github.com/trekhleb/machine-learning-experiments)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "model_name = 'digits_recognition_cnn.h5'\n",
    "model.save(model_name, save_format='h5')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "loaded_model = tf.keras.models.load_model(model_name)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Use the model (do predictions)\n",
    "\n",
    "To use the model that we've just trained for digits recognition we need to call `predict()` method."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [],
   "source": [
    "X_test_reduced = x_test[:3000]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: conv1_input, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: conv1, layer type: Conv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 24, 24, 8]\n",
      "Layer name: pool_1, layer type: MaxPooling2D, input shapes: [[None, 24, 24, 8]], output shape: [None, 12, 12, 8]\n",
      "Layer name: conv2, layer type: Conv2D, input shapes: [[None, 12, 12, 8]], output shape: [None, 8, 8, 16]\n",
      "Layer name: pool_2, layer type: MaxPooling2D, input shapes: [[None, 8, 8, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 4, 4, 16]], output shape: [None, 256]\n",
      "Layer name: dense1, layer type: Dense, input shapes: [[None, 256]], output shape: [None, 10]\n",
      "Layer name: output, layer type: Dense, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: conv1_input, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: conv1, layer type: Conv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 24, 24, 8]\n",
      "Layer name: pool_1, layer type: MaxPooling2D, input shapes: [[None, 24, 24, 8]], output shape: [None, 12, 12, 8]\n",
      "Layer name: conv2, layer type: Conv2D, input shapes: [[None, 12, 12, 8]], output shape: [None, 8, 8, 16]\n",
      "Layer name: pool_2, layer type: MaxPooling2D, input shapes: [[None, 8, 8, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 4, 4, 16]], output shape: [None, 256]\n",
      "Layer name: dense1, layer type: Dense, input shapes: [[None, 256]], output shape: [None, 10]\n",
      "Layer name: output, layer type: Dense, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Creating HLS model\n",
      "WARNING: Cannot use \"Latency\" model strategy for conv1 layer. Switching to \"Resource\" strategy.\n",
      "WARNING: Invalid ReuseFactor=1260 in layer \"dense1\".Using ReuseFactor=1280 instead. Valid ReuseFactor(s): 1,2,4,8,16,32,64,128,256,512,1280,2560.\n",
      "----------------compilation starts-------------------\n",
      "Writing HLS project\n",
      "Done\n",
      "----------------compilation done-------------------\n"
     ]
    }
   ],
   "source": [
    "\n",
    "import hls4ml\n",
    " \n",
    "hls_config = hls4ml.utils.config_from_keras_model(model, granularity='name')\n",
    "hls_config['Model']['ReuseFactor'] = 1260\n",
    "hls_config['LayerName']['conv1']['Strategy'] = 'Latency'\n",
    "hls_config['LayerName']['conv2']['Strategy'] = 'Latency'\n",
    " \n",
    "hls_config['LayerName']['pool_1']['Strategy'] = 'Latency'\n",
    "hls_config['LayerName']['pool_2']['Strategy'] = 'Latency'\n",
    " \n",
    "\n",
    "hls_config['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "hls_config['LayerName']['output']['Strategy'] = 'Stable'\n",
    "#plotting.print_dict(hls_config_aq)\n",
    "\n",
    "cfg = hls4ml.converters.create_config(backend='Vivado')\n",
    "cfg['IOType'] = 'io_stream'  # Must set this if using CNNs!\n",
    "cfg['HLSConfig'] = hls_config\n",
    "cfg['KerasModel'] = model\n",
    "cfg['OutputDir'] = 'normal_cnn/'\n",
    "cfg['Part'] = 'xczu7ev-ffvc1156-2-e'\n",
    "\n",
    "hls_model = hls4ml.converters.keras_to_hls(cfg)\n",
    " \n",
    " \n",
    "\n",
    "print(\"----------------compilation starts-------------------\")\n",
    "hls_model.compile()\n",
    " \n",
    "print(\"----------------compilation done-------------------\")\n",
    "\n",
    " \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n",
    "X_test = np.ascontiguousarray(x_test_normalized)  \n",
    "y_predict_hls4ml = hls_model.predict( X_test)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "# print(\"-------------------------Start--------------------------\")\n",
    "# hls_model.compile()\n",
    "# X_test = np.ascontiguousarray(x_test_normalized)\n",
    "# y_hls = hls_model.predict(X_test)\n",
    "# print(\"--------------------------End-------------------------\")\n",
    "# print(\"compilation done\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/ayush/vivado_2019/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/home/ayush/vivado_2019/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'ayush' on host 'binodssd' (Linux_x86_64 version 5.19.0-45-generic) on Fri Jul 07 17:54:30 IST 2023\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:67\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:72:77\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 939.125 ; gain = 524.027 ; free physical = 3304 ; free virtual = 106873\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 939.125 ; gain = 524.027 ; free physical = 3304 ; free virtual = 106873\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:244).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 941.051 ; gain = 525.953 ; free physical = 3213 ; free virtual = 106787\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 941.051 ; gain = 525.953 ; free physical = 3206 ; free virtual = 106777\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 256-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 256-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 256-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config3>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config6>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' for pipelining.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config3>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config6>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config11>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config11>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 199.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 200.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 200.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 25.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 25.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.\n",
      "INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 2.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:70) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:8) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:41) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:49) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:53) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:62) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:66) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:45) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:57) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv1_input.V.data.V' (firmware/myproject.cpp:7) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv1_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:139:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 10 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config3>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config6>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config11>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>'... converting 41 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config3>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config6>'... converting 49 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>'... converting 31 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:13)...100 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...3194 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...203 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 9067.148 ; gain = 8652.051 ; free physical = 3547 ; free virtual = 102690\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config3>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config6>' to 'relu<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' to 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config11>' to 'dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' to 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 9067.148 ; gain = 8652.051 ; free physical = 3518 ; free virtual = 102679\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config3>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config4>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config5>' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,relu_config6>' to 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config7>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>' to 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,config11>' to 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 184.24 seconds; current allocated memory: 503.070 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 507.256 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 507.552 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 507.933 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 508.697 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 509.677 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 26.25 seconds; current allocated memory: 574.876 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 115.36 seconds; current allocated memory: 638.923 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 30.56 seconds; current allocated memory: 641.603 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 642.299 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 643.617 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 645.383 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 648.204 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 653.377 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 656.628 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 660.353 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 660.502 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 660.917 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 662.446 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 664.050 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 664.229 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 664.620 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 2, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 664.927 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 665.232 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config12>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 10, Final II = 10, Depth = 29.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 666.300 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 667.812 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 668.148 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 668.635 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 669.465 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.69 seconds; current allocated memory: 676.518 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffer_Array_V_1269_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffcud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffer_Array_V_2270_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffdEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffer_Array_V_3271_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffeOg' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.54 seconds; current allocated memory: 684.653 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 701.953 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bug8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buhbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bujbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bukbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bulbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bumb6' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 704.511 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_136' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_144' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_145' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_146' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_147' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_148' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_149' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_150' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_151' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_152' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_153' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_154' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_155' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_156' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_157' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_158' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_159' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_160' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_161' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_162' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_163' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_164' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_165' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_166' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_167' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_168' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_169' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_170' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_171' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_172' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_173' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_174' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_175' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_176' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_177' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_178' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_179' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_180' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_181' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_184' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_185' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_186' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_187' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_188' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_2_0' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufpcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_3_0' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufqcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufrcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufsc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_2_1' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buftde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_3_1' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufudo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufvdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufwdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_2_2' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufxdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_3_2' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufyd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufzec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufAem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_2_3' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufBew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_3_3' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufCeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_2_4' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_3_4' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufIfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_2_5' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_3_5' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_2_6' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_3_6' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_2_7' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_1_3_7' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufShg' due to the length limit 80\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.62 seconds; current allocated memory: 795.360 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 50.08 seconds; current allocated memory: 1.032 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_UhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_VhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_WhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Xh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Yie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Zio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_V_2_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_8jQ' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 16 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 1.037 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' is 8192, found 2 HDL expressions with this fanout: (ap_phi_mux_do_init_phi_fu_2174_p6 == 1'd1), (ap_phi_mux_do_init_phi_fu_2174_p6 == 1'd0)\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_2568_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 1.048 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.39 seconds; current allocated memory: 1.071 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 1.086 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.090 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 1.096 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_104_18_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1.098 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 1.101 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 1.107 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv1_input_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_1_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_2_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_3_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_4_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_5_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_6_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_7_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_8_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_V_data_9_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_U0' to 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 1.113 GB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0_U(start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck_U(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0_U(start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:50 ; elapsed = 00:08:05 . Memory (MB): peak = 9067.148 ; gain = 8652.051 ; free physical = 2854 ; free virtual = 102594\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h8m3s *****\n",
      "***** VIVADO SYNTHESIS *****\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xczu7ev-ffvc1156-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xczu7ev-ffvc1156-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 12183 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.766 ; gain = 217.512 ; free physical = 1725 ; free virtual = 102015\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]\n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1812]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:54]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:606]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:609]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:649]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:653]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:667]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:669]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:671]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:673]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:675]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:677]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:679]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:681]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:684]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:686]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:688]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:690]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:692]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:694]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:696]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:698]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:702]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:704]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:707]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:709]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:711]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:713]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:715]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:717]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:719]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:721]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:724]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:726]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:728]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:730]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:732]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:734]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:736]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:739]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:741]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:743]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:745]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:747]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:749]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:752]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:754]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:756]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:758]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:760]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:762]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:764]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:767]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:769]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:771]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:773]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:776]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:778]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:780]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:784]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:786]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:788]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:791]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:793]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:795]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:798]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:800]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:803]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:805]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:808]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:810]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:813]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:815]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:817]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:820]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:822]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:825]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:827]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:830]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:832]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:835]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:837]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:840]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:842]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:845]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:847]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:850]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:852]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:856]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:858]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:862]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:864]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:867]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:869]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:909]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:916]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:920]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:925]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:930]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:935]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:938]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:941]\n",
      "INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:1799]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 28 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 28 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core' (1#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' (2#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_1269_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:1813]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_2270_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:1827]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_3271_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:1841]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:1855]\n",
      "INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'ibuf' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (3#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'obuf' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (4#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "INFO: [Synth 8-256] done synthesizing module 'regslice_both' (5#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' (6#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:54]\n",
      "INFO: [Synth 8-3491] module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s.vhd:12' bound to instance 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0' of component 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1852]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s.vhd:75]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' (7#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s.vhd:75]\n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_U0' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1913]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:75]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 24 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_0_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:374]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 24 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 24 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 24 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core' (8#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' (9#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 24 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_1_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:388]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 24 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_2_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:402]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 24 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_3_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:416]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 24 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_4_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:430]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 24 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_5_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:444]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 24 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_6_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:458]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 24 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi.vhd:59' bound to instance 'line_buffer_Array_V_3_0_7_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:472]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U28' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:486]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (10#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U29' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:504]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U30' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:522]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U31' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:540]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U32' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:558]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U33' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:576]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U34' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:594]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U35' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:612]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s' (11#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:75]\n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1974]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:99]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18489]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core' (12#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' (13#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18503]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_2_0_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18517]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_3_0_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18531]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18545]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18559]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_2_1_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18573]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_3_1_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18587]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18601]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18615]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_2_2_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18629]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_3_2_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18643]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18657]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_1_3_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18671]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_2_3_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18685]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_3_3_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18699]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_0_4_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18713]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_1_4_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18727]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_2_4_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18741]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_3_4_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18755]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_0_5_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18769]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_1_5_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18783]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_2_5_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18797]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_3_5_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18811]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_0_6_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18825]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_1_6_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18839]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_2_6_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18853]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_3_6_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18867]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_0_7_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18881]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_1_7_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18895]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_2_7_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18909]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 12 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg.vhd:59' bound to instance 'line_buffer_Array_V_1_3_7_U' of component 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:18923]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s' (14#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:99]\n",
      "INFO: [Synth 8-3491] module 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s.vhd:12' bound to instance 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0' of component 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2059]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s.vhd:123]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s' (15#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s.vhd:123]\n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2168]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:123]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_0_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:598]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core' (16#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' (17#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_1_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:612]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_2_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:626]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_3_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:640]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_4_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:654]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_5_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:668]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_6_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:682]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_7_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:696]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_8_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:710]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_9_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:724]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_10_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:738]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_11_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:752]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_12_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:766]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_13_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:780]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_14_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:794]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq.vhd:59' bound to instance 'line_buffer_Array_V_2_0_15_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:808]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U111' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:822]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U112' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:840]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U113' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:858]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U114' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:876]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U115' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:894]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U116' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:912]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U117' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:930]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U118' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:948]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U119' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:966]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U120' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:984]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U121' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:1002]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U122' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:1020]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U123' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:1038]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U124' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:1056]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U125' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:1074]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U126' of component 'myproject_mux_42_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:1092]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s' (18#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s.vhd:123]\n",
      "INFO: [Synth 8-3491] module 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:12' bound to instance 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' of component 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2277]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:105]\n",
      "INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12' bound to instance 'grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_1549' of component 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:751]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:289]\n",
      "\tParameter DataWidth bound to: 3 - type: integer \n",
      "\tParameter AddressRange bound to: 1280 - type: integer \n",
      "\tParameter AddressWidth bound to: 11 - type: integer \n",
      "INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx' declared at '/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx.vhd:61' bound to instance 'outidx_U' of component 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:2365]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx.vhd:74]\n",
      "\tParameter DataWidth bound to: 3 - type: integer \n",
      "\tParameter AddressRange bound to: 1280 - type: integer \n",
      "\tParameter AddressWidth bound to: 11 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx_rom' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx.vhd:24]\n",
      "\tParameter DWIDTH bound to: 3 - type: integer \n",
      "\tParameter AWIDTH bound to: 11 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 1280 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx_rom' (19#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx' (20#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx.vhd:74]\n",
      "\tParameter DataWidth bound to: 27 - type: integer \n",
      "\tParameter AddressRange bound to: 1280 - type: integer \n",
      "\tParameter AddressWidth bound to: 11 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:713]\n",
      "\tParameter DataWidth bound to: 27 - type: integer \n",
      "\tParameter AddressRange bound to: 1280 - type: integer \n",
      "\tParameter AddressWidth bound to: 11 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 27 - type: integer \n",
      "\tParameter AWIDTH bound to: 11 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 1280 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' (21#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V' (22#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:713]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din129_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din130_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din131_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din132_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din133_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din134_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din135_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din136_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din137_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din138_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din139_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din140_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din141_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din142_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din143_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din144_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din145_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din146_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din147_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din148_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din149_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din150_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din151_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din152_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din153_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din154_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din155_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din156_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din157_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din158_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din159_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din160_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din161_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din162_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din163_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din164_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din165_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din166_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din167_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din168_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din169_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din170_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din171_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din172_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din173_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din174_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din175_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din176_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din177_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din178_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din179_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din180_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din181_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din182_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din183_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din184_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din185_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din186_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din187_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din188_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din189_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din190_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din191_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din192_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din193_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din194_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din195_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din196_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din197_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din198_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din199_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din200_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din201_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din202_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din203_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din204_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din205_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din206_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din207_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din208_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din209_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din210_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din211_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din212_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din213_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din214_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din215_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din216_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din217_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din218_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din219_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din220_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din221_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din222_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din223_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din224_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din225_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din226_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din227_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din228_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din229_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din230_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din231_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din232_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din233_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din234_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din235_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din236_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din237_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din238_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din239_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din240_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din241_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din242_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din243_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din244_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din245_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din246_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din247_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din248_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din249_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din250_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din251_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din252_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din253_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din254_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din255_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din256_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_2568_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_2568_16_1_1.vhd:533]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din129_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din130_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din131_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din132_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din133_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din134_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din135_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din136_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din137_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din138_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din139_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din140_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din141_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din142_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din143_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din144_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din145_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din146_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din147_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din148_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din149_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din150_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din151_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din152_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din153_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din154_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din155_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din156_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din157_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din158_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din159_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din160_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din161_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din162_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din163_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din164_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din165_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din166_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din167_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din168_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din169_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din170_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din171_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din172_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din173_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din174_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din175_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din176_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din177_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din178_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din179_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din180_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din181_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din182_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din183_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din184_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din185_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din186_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din187_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din188_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din189_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din190_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din191_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din192_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din193_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din194_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din195_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din196_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din197_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din198_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din199_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din200_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din201_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din202_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din203_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din204_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din205_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din206_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din207_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din208_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din209_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din210_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din211_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din212_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din213_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din214_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din215_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din216_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din217_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din218_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din219_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din220_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din221_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din222_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din223_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din224_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din225_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din226_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din227_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din228_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din229_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din230_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din231_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din232_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din233_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din234_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din235_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din236_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din237_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din238_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din239_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din240_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din241_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din242_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din243_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din244_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din245_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din246_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din247_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din248_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din249_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din250_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din251_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din252_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din253_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din254_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din255_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din256_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_2568_16_1_1' (23#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_2568_16_1_1.vhd:533]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 3 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_83_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_83_16_1_1.vhd:37]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 3 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_83_16_1_1' (24#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_83_16_1_1.vhd:37]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_164_16_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_164_16_1_1' (25#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_26_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' (26#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_26_1_1' (27#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_1' (28#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' (29#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (30#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:289]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s' (31#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:105]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.vhd:87]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' (32#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.vhd:87]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s.vhd:87]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:43]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (33#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:43]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s' (34#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s.vhd:87]\n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s.vhd:84]\n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s.vhd:103]\n",
      "\tParameter DataWidth bound to: 17 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0.vhd:154]\n",
      "\tParameter DataWidth bound to: 17 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0_rom' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0.vhd:24]\n",
      "\tParameter DWIDTH bound to: 17 - type: integer \n",
      "\tParameter AWIDTH bound to: 10 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0_rom' (35#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0' (36#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0.vhd:154]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak.vhd:194]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak_rom' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak.vhd:24]\n",
      "\tParameter DWIDTH bound to: 18 - type: integer \n",
      "\tParameter AWIDTH bound to: 10 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak_rom' (37#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak' (38#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak.vhd:194]\n",
      "INFO: [Synth 8-638] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:36]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_104_18_1_1' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_1.vhd:41]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_104_18_1_1' (39#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_1.vhd:41]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' (40#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:36]\n",
      "INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s' (41#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s.vhd:103]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s' (42#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s.vhd:84]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d576_A' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d576_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 10 - type: integer \n",
      "\tParameter DEPTH bound to: 576 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d576_A' (43#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d576_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d144_A' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d144_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 8 - type: integer \n",
      "\tParameter DEPTH bound to: 144 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d144_A' (44#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d144_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d64_A' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d64_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 64 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 64 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d64_A_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d64_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 64 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d64_A_shiftReg' (45#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d64_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d64_A' (46#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d64_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A_shiftReg' (47#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A' (48#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (49#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (50#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0_shiftReg' (51#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0' (52#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk_shiftReg' (53#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk' (54#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' (55#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0' (56#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0_shiftReg' (57#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0' (58#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0_shiftReg' (59#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0' (60#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' (61#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' (62#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck_shiftReg' (63#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck' (64#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0_shiftReg' (65#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0' (66#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0_shiftReg' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0_shiftReg' (67#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0' (68#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0.vhd:66]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (69#1) [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]\n",
      "WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s has unconnected port x_V_offset[4]\n",
      "WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb has unconnected port ce0\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2253.414 ; gain = 736.160 ; free physical = 1317 ; free virtual = 101622\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2253.414 ; gain = 736.160 ; free physical = 1395 ; free virtual = 101698\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1136_reg_84247_reg[15:0]' into 'sext_ln1118_1134_reg_84241_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19048]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1333_reg_85793_reg[15:0]' into 'kernel_data_V_1_144_load_1_reg_85783_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19070]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_190_reg_77079_reg[15:0]' into 'sext_ln1118_189_reg_77073_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19080]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1729_reg_89064_reg[15:0]' into 'sext_ln1118_1728_reg_89057_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19133]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1768_reg_89417_reg[15:0]' into 'sext_ln1118_1767_reg_89411_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19165]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_471_reg_79101_reg[15:0]' into 'kernel_data_V_1_48_load_1_reg_79088_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19216]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_329_reg_78082_reg[15:0]' into 'kernel_data_V_1_32_load_1_reg_78074_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19261]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_330_reg_78089_reg[15:0]' into 'kernel_data_V_1_32_load_1_reg_78074_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19262]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_331_reg_78095_reg[15:0]' into 'kernel_data_V_1_32_load_1_reg_78074_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19263]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_784_reg_81482_reg[15:0]' into 'sext_ln1118_782_reg_81477_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19274]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1110_reg_84049_reg[15:0]' into 'kernel_data_V_1_119_load_1_reg_84041_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19328]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1112_reg_84054_reg[15:0]' into 'kernel_data_V_1_119_load_1_reg_84041_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19329]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_380_reg_78453_reg[15:0]' into 'kernel_data_V_1_38_load_1_reg_78444_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19372]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1255_reg_85091_reg[15:0]' into 'kernel_data_V_1_134_load_1_reg_85085_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19414]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1256_reg_85097_reg[15:0]' into 'kernel_data_V_1_134_load_1_reg_85085_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19415]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1577_reg_87711_reg[15:0]' into 'sext_ln1118_1579_reg_87716_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19461]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_824_reg_81847_reg[15:0]' into 'kernel_data_V_1_88_load_1_reg_81837_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19500]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1460_reg_86956_reg[15:0]' into 'kernel_data_V_1_159_load_1_reg_86945_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19515]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1462_reg_86962_reg[15:0]' into 'kernel_data_V_1_159_load_1_reg_86945_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19516]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_497_reg_79332_reg[15:0]' into 'kernel_data_V_1_51_load_1_reg_79323_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19563]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_498_reg_79337_reg[15:0]' into 'kernel_data_V_1_51_load_1_reg_79323_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19564]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1356_reg_85930_reg[15:0]' into 'sext_ln1118_1354_reg_85924_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19626]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_612_reg_80286_reg[15:0]' into 'kernel_data_V_1_65_load_1_reg_80272_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19651]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln708_73_reg_88256_reg[15:0]' into 'sext_ln708_74_reg_88261_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19662]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_226_reg_77265_reg[15:0]' into 'kernel_data_V_1_20_load_1_reg_77255_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19674]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_227_reg_77271_reg[15:0]' into 'kernel_data_V_1_20_load_1_reg_77255_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19675]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1202_reg_84806_reg[15:0]' into 'sext_ln1118_1203_reg_84811_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19814]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_915_reg_82561_reg[15:0]' into 'kernel_data_V_1_98_load_1_reg_82552_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19883]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1277_reg_85332_reg[15:0]' into 'kernel_data_V_1_137_load_1_reg_85323_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19924]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_335_reg_78175_reg[15:0]' into 'sext_ln1118_333_reg_78169_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19964]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln708_9_reg_78893_reg[15:0]' into 'sext_ln708_11_reg_78898_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:19989]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1213_reg_84852_reg[15:0]' into 'sext_ln1118_1216_reg_84858_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20079]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1224_reg_84874_reg[15:0]' into 'kernel_data_V_1_131_load_1_reg_84865_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20081]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1282_reg_85421_reg[15:0]' into 'sext_ln1118_1283_reg_85426_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20093]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1284_reg_85432_reg[15:0]' into 'sext_ln1118_1283_reg_85426_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20095]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1762_reg_89356_reg[15:0]' into 'sext_ln1118_1761_reg_89351_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20166]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_551_reg_79705_reg[15:0]' into 'kernel_data_V_1_57_load_1_reg_79695_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20234]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_552_reg_79711_reg[15:0]' into 'kernel_data_V_1_57_load_1_reg_79695_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20235]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_867_reg_82302_reg[15:0]' into 'sext_ln1118_866_reg_82296_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20246]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1712_reg_88899_reg[15:0]' into 'kernel_data_V_1_185_load_1_reg_88888_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20258]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1423_reg_86494_reg[15:0]' into 'kernel_data_V_1_154_load_1_reg_86487_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20311]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1722_reg_88991_reg[15:0]' into 'sext_ln1118_1719_reg_88985_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20343]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_788_reg_81594_reg[15:0]' into 'sext_ln1118_789_reg_81599_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20367]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1380_reg_86091_reg[15:0]' into 'kernel_data_V_1_149_load_1_reg_86082_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20482]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1382_reg_86097_reg[15:0]' into 'kernel_data_V_1_149_load_1_reg_86082_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20483]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_194_reg_77141_reg[15:0]' into 'sext_ln1118_195_reg_77146_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20504]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_197_reg_77153_reg[15:0]' into 'sext_ln1118_195_reg_77146_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20506]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_246_reg_77419_reg[15:0]' into 'kernel_data_V_1_22_load_1_reg_77408_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20573]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_247_reg_77425_reg[15:0]' into 'kernel_data_V_1_22_load_1_reg_77408_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20574]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1828_reg_89855_reg[15:0]' into 'sext_ln1118_1829_reg_89860_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20630]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_325_reg_78030_reg[15:0]' into 'kernel_data_V_1_31_load_1_reg_78023_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20702]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1270_reg_85291_reg[15:0]' into 'sext_ln1118_1271_reg_85296_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20711]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_369_reg_78400_reg[15:0]' into 'kernel_data_V_1_37_load_1_reg_78388_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20814]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_823_reg_81873_reg[15:0]' into 'sext_ln1118_822_reg_81868_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20868]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_489_reg_79265_reg[15:0]' into 'kernel_data_V_1_50_load_1_reg_79257_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20924]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_490_reg_79271_reg[15:0]' into 'kernel_data_V_1_50_load_1_reg_79257_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20925]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_640_reg_80474_reg[15:0]' into 'sext_ln1118_639_reg_80469_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:20996]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_812_reg_81780_reg[15:0]' into 'sext_ln1118_811_reg_81775_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:21033]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1244_reg_84999_reg[15:0]' into 'kernel_data_V_1_133_load_1_reg_84990_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:21046]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_526_reg_79574_reg[15:0]' into 'kernel_data_V_1_55_load_1_reg_79562_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:21084]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_527_reg_79579_reg[15:0]' into 'kernel_data_V_1_55_load_1_reg_79562_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:21085]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1534_reg_87383_reg[15:0]' into 'sext_ln1118_1531_reg_87378_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:21128]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1645_reg_88436_reg[15:0]' into 'sext_ln1118_1646_reg_88441_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:21154]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1647_reg_88448_reg[15:0]' into 'sext_ln1118_1646_reg_88441_reg[15:0]' [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd:21156]\n",
      "INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d576_A.vhd:88]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d144_A.vhd:88]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d64_A.vhd:102]\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ayush/lasthls4ml/digit_recognition_cnn/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:102]\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w16_d576_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"fifo_w16_d576_A:/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w16_d144_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"fifo_w16_d144_A:/mem_reg\"\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:31 ; elapsed = 00:02:28 . Memory (MB): peak = 2913.863 ; gain = 1396.609 ; free physical = 207 ; free virtual = 95715\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                                          |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "|1     |muxpart__19_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|     60687|\n",
      "|2     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB1              |           1|         2|\n",
      "|3     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB2              |           1|       249|\n",
      "|4     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB3              |           1|      1139|\n",
      "|5     |muxpart__23_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|     61027|\n",
      "|6     |logic__434_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GD    |           1|         2|\n",
      "|7     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB6              |           1|       150|\n",
      "|8     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB7              |           1|       696|\n",
      "|9     |muxpart__21_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|     62176|\n",
      "|10    |datapath__710_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GD |           1|        61|\n",
      "|11    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB10             |           1|      3271|\n",
      "|12    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB11             |           1|     21887|\n",
      "|13    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB12             |           1|     20338|\n",
      "|14    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB13             |           1|      2300|\n",
      "|15    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB14             |           1|     19496|\n",
      "|16    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB15             |           1|      2927|\n",
      "|17    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB16             |           1|      5986|\n",
      "|18    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB17             |           1|     20789|\n",
      "|19    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB18             |           1|      3788|\n",
      "|20    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB19             |           1|      7541|\n",
      "|21    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB20             |           1|      8829|\n",
      "|22    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB21             |           1|     27142|\n",
      "|23    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB22             |           1|      6596|\n",
      "|24    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB23             |           1|      7701|\n",
      "|25    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB24             |           1|      7401|\n",
      "|26    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB25             |           1|     23418|\n",
      "|27    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB26             |           1|      7964|\n",
      "|28    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB27             |           1|     20507|\n",
      "|29    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB28             |           1|      4003|\n",
      "|30    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB29             |           1|      7223|\n",
      "|31    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB30             |           1|      7654|\n",
      "|32    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB31             |           1|     26233|\n",
      "|33    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB32             |           1|     12251|\n",
      "|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                        |           1|     35023|\n",
      "|35    |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s__GB1                  |           1|      4259|\n",
      "|36    |myproject__GCB0                                                                        |           1|     35602|\n",
      "|37    |myproject__GCB1                                                                        |           1|     14108|\n",
      "|38    |myproject__GCB2                                                                        |           1|     21678|\n",
      "|39    |myproject__GCB3                                                                        |           1|     13753|\n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 11    \n",
      "\t   3 Input     26 Bit       Adders := 14    \n",
      "\t   2 Input     26 Bit       Adders := 1     \n",
      "\t   3 Input     25 Bit       Adders := 59    \n",
      "\t   2 Input     25 Bit       Adders := 11    \n",
      "\t   2 Input     24 Bit       Adders := 32    \n",
      "\t   3 Input     24 Bit       Adders := 89    \n",
      "\t   3 Input     23 Bit       Adders := 104   \n",
      "\t   2 Input     23 Bit       Adders := 30    \n",
      "\t   3 Input     22 Bit       Adders := 109   \n",
      "\t   2 Input     22 Bit       Adders := 29    \n",
      "\t   3 Input     21 Bit       Adders := 53    \n",
      "\t   2 Input     21 Bit       Adders := 27    \n",
      "\t   3 Input     20 Bit       Adders := 37    \n",
      "\t   2 Input     20 Bit       Adders := 9     \n",
      "\t   2 Input     19 Bit       Adders := 11    \n",
      "\t   3 Input     19 Bit       Adders := 19    \n",
      "\t   2 Input     18 Bit       Adders := 6     \n",
      "\t   3 Input     17 Bit       Adders := 10    \n",
      "\t   2 Input     17 Bit       Adders := 1     \n",
      "\t   2 Input     16 Bit       Adders := 503   \n",
      "\t   3 Input     16 Bit       Adders := 401   \n",
      "\t   5 Input     16 Bit       Adders := 62    \n",
      "\t   6 Input     16 Bit       Adders := 8     \n",
      "\t   4 Input     16 Bit       Adders := 115   \n",
      "\t   7 Input     16 Bit       Adders := 15    \n",
      "\t   9 Input     16 Bit       Adders := 4     \n",
      "\t   8 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     15 Bit       Adders := 371   \n",
      "\t   3 Input     15 Bit       Adders := 3     \n",
      "\t   2 Input     14 Bit       Adders := 235   \n",
      "\t   3 Input     14 Bit       Adders := 6     \n",
      "\t   2 Input     13 Bit       Adders := 137   \n",
      "\t   3 Input     13 Bit       Adders := 7     \n",
      "\t   2 Input     12 Bit       Adders := 70    \n",
      "\t   3 Input     12 Bit       Adders := 1     \n",
      "\t   2 Input     11 Bit       Adders := 35    \n",
      "\t   3 Input     11 Bit       Adders := 5     \n",
      "\t   2 Input     10 Bit       Adders := 76    \n",
      "\t   2 Input      9 Bit       Adders := 11    \n",
      "\t   3 Input      9 Bit       Adders := 2     \n",
      "\t   2 Input      8 Bit       Adders := 28    \n",
      "\t   2 Input      7 Bit       Adders := 39    \n",
      "\t   2 Input      5 Bit       Adders := 17    \n",
      "\t   2 Input      3 Bit       Adders := 3     \n",
      "\t   2 Input      2 Bit       Adders := 39    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 45    \n",
      "+---Registers : \n",
      "\t               89 Bit    Registers := 1     \n",
      "\t               32 Bit    Registers := 24    \n",
      "\t               30 Bit    Registers := 1     \n",
      "\t               24 Bit    Registers := 3     \n",
      "\t               23 Bit    Registers := 3     \n",
      "\t               22 Bit    Registers := 3     \n",
      "\t               20 Bit    Registers := 2     \n",
      "\t               19 Bit    Registers := 2     \n",
      "\t               18 Bit    Registers := 5     \n",
      "\t               17 Bit    Registers := 59    \n",
      "\t               16 Bit    Registers := 2998  \n",
      "\t               15 Bit    Registers := 299   \n",
      "\t               14 Bit    Registers := 189   \n",
      "\t               13 Bit    Registers := 146   \n",
      "\t               12 Bit    Registers := 120   \n",
      "\t               11 Bit    Registers := 56    \n",
      "\t               10 Bit    Registers := 88    \n",
      "\t                9 Bit    Registers := 23    \n",
      "\t                8 Bit    Registers := 24    \n",
      "\t                7 Bit    Registers := 39    \n",
      "\t                6 Bit    Registers := 6     \n",
      "\t                5 Bit    Registers := 17    \n",
      "\t                4 Bit    Registers := 4     \n",
      "\t                3 Bit    Registers := 9     \n",
      "\t                2 Bit    Registers := 52    \n",
      "\t                1 Bit    Registers := 402   \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 16    \n",
      "\t               2K Bit         RAMs := 8     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 4     \n",
      "+---Muxes : \n",
      "\t   2 Input    819 Bit        Muxes := 2     \n",
      "\t   2 Input    176 Bit        Muxes := 3     \n",
      "\t 177 Input    176 Bit        Muxes := 1     \n",
      "\t  90 Input     89 Bit        Muxes := 1     \n",
      "\t   4 Input     32 Bit        Muxes := 2     \n",
      "\t   5 Input     32 Bit        Muxes := 2     \n",
      "\t   2 Input     32 Bit        Muxes := 8     \n",
      "\t   2 Input     30 Bit        Muxes := 2     \n",
      "\t   2 Input     18 Bit        Muxes := 49    \n",
      "\t   2 Input     17 Bit        Muxes := 12    \n",
      "\t   2 Input     16 Bit        Muxes := 1832  \n",
      "\t 325 Input     12 Bit        Muxes := 1     \n",
      "\t 327 Input     12 Bit        Muxes := 1     \n",
      "\t 319 Input     12 Bit        Muxes := 1     \n",
      "\t 162 Input     12 Bit        Muxes := 1     \n",
      "\t  85 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 2     \n",
      "\t   2 Input     10 Bit        Muxes := 36    \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 32    \n",
      "\t   2 Input      6 Bit        Muxes := 32    \n",
      "\t   2 Input      4 Bit        Muxes := 19    \n",
      "\t   3 Input      3 Bit        Muxes := 2     \n",
      "\t   4 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      3 Bit        Muxes := 4     \n",
      "\t   6 Input      3 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 47    \n",
      "\t   4 Input      2 Bit        Muxes := 12    \n",
      "\t   3 Input      2 Bit        Muxes := 24    \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 470   \n",
      "\t   3 Input      1 Bit        Muxes := 48    \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   3 Input     26 Bit       Adders := 5     \n",
      "\t   2 Input     26 Bit       Adders := 1     \n",
      "\t   3 Input     25 Bit       Adders := 54    \n",
      "\t   2 Input     25 Bit       Adders := 11    \n",
      "\t   2 Input     24 Bit       Adders := 30    \n",
      "\t   3 Input     24 Bit       Adders := 84    \n",
      "\t   3 Input     23 Bit       Adders := 101   \n",
      "\t   2 Input     23 Bit       Adders := 30    \n",
      "\t   3 Input     22 Bit       Adders := 108   \n",
      "\t   2 Input     22 Bit       Adders := 29    \n",
      "\t   3 Input     21 Bit       Adders := 52    \n",
      "\t   2 Input     21 Bit       Adders := 25    \n",
      "\t   3 Input     20 Bit       Adders := 36    \n",
      "\t   2 Input     20 Bit       Adders := 9     \n",
      "\t   2 Input     19 Bit       Adders := 6     \n",
      "\t   3 Input     19 Bit       Adders := 19    \n",
      "\t   2 Input     16 Bit       Adders := 457   \n",
      "\t   3 Input     16 Bit       Adders := 364   \n",
      "\t   5 Input     16 Bit       Adders := 48    \n",
      "\t   6 Input     16 Bit       Adders := 8     \n",
      "\t   4 Input     16 Bit       Adders := 97    \n",
      "\t   7 Input     16 Bit       Adders := 15    \n",
      "\t   9 Input     16 Bit       Adders := 4     \n",
      "\t   8 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     15 Bit       Adders := 356   \n",
      "\t   3 Input     15 Bit       Adders := 2     \n",
      "\t   2 Input     14 Bit       Adders := 228   \n",
      "\t   3 Input     14 Bit       Adders := 6     \n",
      "\t   2 Input     13 Bit       Adders := 133   \n",
      "\t   3 Input     13 Bit       Adders := 6     \n",
      "\t   2 Input     12 Bit       Adders := 67    \n",
      "\t   3 Input     12 Bit       Adders := 1     \n",
      "\t   2 Input     11 Bit       Adders := 33    \n",
      "\t   3 Input     11 Bit       Adders := 5     \n",
      "\t   2 Input     10 Bit       Adders := 24    \n",
      "\t   2 Input      9 Bit       Adders := 11    \n",
      "\t   3 Input      9 Bit       Adders := 2     \n",
      "\t   2 Input      8 Bit       Adders := 4     \n",
      "\t   2 Input      7 Bit       Adders := 5     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 8     \n",
      "\t               24 Bit    Registers := 3     \n",
      "\t               23 Bit    Registers := 3     \n",
      "\t               22 Bit    Registers := 2     \n",
      "\t               20 Bit    Registers := 2     \n",
      "\t               19 Bit    Registers := 2     \n",
      "\t               18 Bit    Registers := 2     \n",
      "\t               17 Bit    Registers := 2     \n",
      "\t               16 Bit    Registers := 1671  \n",
      "\t               15 Bit    Registers := 269   \n",
      "\t               14 Bit    Registers := 173   \n",
      "\t               13 Bit    Registers := 134   \n",
      "\t               12 Bit    Registers := 116   \n",
      "\t               11 Bit    Registers := 52    \n",
      "\t               10 Bit    Registers := 40    \n",
      "\t                9 Bit    Registers := 23    \n",
      "\t                8 Bit    Registers := 8     \n",
      "\t                7 Bit    Registers := 5     \n",
      "\t                6 Bit    Registers := 6     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input    819 Bit        Muxes := 2     \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   5 Input     32 Bit        Muxes := 1     \n",
      "\t 325 Input     12 Bit        Muxes := 1     \n",
      "\t 327 Input     12 Bit        Muxes := 1     \n",
      "\t 319 Input     12 Bit        Muxes := 1     \n",
      "\t   3 Input      3 Bit        Muxes := 2     \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               22 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_2568_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 255   \n",
      "Module myproject_mux_83_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 7     \n",
      "Module myproject_mux_164_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 15    \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     16 Bit       Adders := 2     \n",
      "\t   2 Input     11 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 2     \n",
      "\t               16 Bit    Registers := 535   \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 2     \n",
      "\t   2 Input     16 Bit        Muxes := 1324  \n",
      "\t   2 Input     11 Bit        Muxes := 2     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 256   \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                4 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   3 Input     26 Bit       Adders := 3     \n",
      "\t   3 Input     25 Bit       Adders := 3     \n",
      "\t   3 Input     24 Bit       Adders := 4     \n",
      "\t   2 Input     24 Bit       Adders := 2     \n",
      "\t   3 Input     23 Bit       Adders := 3     \n",
      "\t   3 Input     21 Bit       Adders := 1     \n",
      "\t   2 Input     21 Bit       Adders := 2     \n",
      "\t   3 Input     20 Bit       Adders := 1     \n",
      "\t   3 Input     16 Bit       Adders := 30    \n",
      "\t   5 Input     16 Bit       Adders := 7     \n",
      "\t   2 Input     16 Bit       Adders := 28    \n",
      "\t   4 Input     16 Bit       Adders := 9     \n",
      "\t   2 Input     15 Bit       Adders := 12    \n",
      "\t   3 Input     15 Bit       Adders := 1     \n",
      "\t   2 Input     14 Bit       Adders := 6     \n",
      "\t   3 Input     13 Bit       Adders := 1     \n",
      "\t   2 Input     13 Bit       Adders := 2     \n",
      "\t   2 Input     12 Bit       Adders := 3     \n",
      "\t   2 Input     11 Bit       Adders := 1     \n",
      "\t   2 Input     10 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 8     \n",
      "\t               16 Bit    Registers := 149   \n",
      "\t               15 Bit    Registers := 23    \n",
      "\t               14 Bit    Registers := 13    \n",
      "\t               13 Bit    Registers := 11    \n",
      "\t               12 Bit    Registers := 3     \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t               10 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input    176 Bit        Muxes := 3     \n",
      "\t 177 Input    176 Bit        Muxes := 1     \n",
      "\t   5 Input     32 Bit        Muxes := 1     \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t 162 Input     12 Bit        Muxes := 1     \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 3     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 5     \n",
      "Module relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 8     \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 7     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 8     \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module fifo_w16_d576_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d576_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module myproject_mux_42_16_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 3     \n",
      "\t               16 Bit    Registers := 48    \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 24    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input     16 Bit        Muxes := 16    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 8     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module fifo_w16_d576_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d576_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               9K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d144_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               2K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d64_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 10    \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 10    \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     26 Bit       Adders := 6     \n",
      "\t   3 Input     25 Bit       Adders := 2     \n",
      "\t   3 Input     24 Bit       Adders := 1     \n",
      "\t   3 Input     22 Bit       Adders := 1     \n",
      "\t   2 Input     16 Bit       Adders := 16    \n",
      "\t   4 Input     16 Bit       Adders := 9     \n",
      "\t   3 Input     16 Bit       Adders := 7     \n",
      "\t   5 Input     16 Bit       Adders := 7     \n",
      "\t   2 Input     15 Bit       Adders := 3     \n",
      "\t   2 Input     14 Bit       Adders := 1     \n",
      "\t   2 Input     13 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t               89 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 66    \n",
      "\t               15 Bit    Registers := 6     \n",
      "\t               14 Bit    Registers := 3     \n",
      "\t               13 Bit    Registers := 1     \n",
      "\t               12 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t  90 Input     89 Bit        Muxes := 1     \n",
      "\t  85 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "Module dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 20    \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               15 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_104_18_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module myproject_mux_104_18_1_1__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module myproject_mux_104_18_1_1__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module myproject_mux_104_18_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "Module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     19 Bit       Adders := 3     \n",
      "\t   2 Input     18 Bit       Adders := 3     \n",
      "\t   2 Input      3 Bit       Adders := 3     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 9     \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 10    \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 3     \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 9     \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "Module softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     19 Bit       Adders := 2     \n",
      "\t   2 Input     18 Bit       Adders := 3     \n",
      "\t   3 Input     17 Bit       Adders := 10    \n",
      "\t   2 Input     17 Bit       Adders := 1     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 36    \n",
      "+---Registers : \n",
      "\t               18 Bit    Registers := 3     \n",
      "\t               17 Bit    Registers := 24    \n",
      "\t               16 Bit    Registers := 21    \n",
      "\t               10 Bit    Registers := 11    \n",
      "\t                1 Bit    Registers := 8     \n",
      "+---Muxes : \n",
      "\t   2 Input     18 Bit        Muxes := 4     \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 9     \n",
      "\t   2 Input     10 Bit        Muxes := 4     \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 23    \n",
      "Module xil_defaultlib_ibuf__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               30 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     30 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d1_A_shiftReg__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d16_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 3     \n",
      "\t               16 Bit    Registers := 96    \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 40    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input     16 Bit        Muxes := 32    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 16    \n",
      "\t   2 Input      1 Bit        Muxes := 9     \n",
      "Module fifo_w16_d64_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d64_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 16    \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 7     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 16    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 1728 (col length:144)\n",
      "BRAMs: 624 (col length: RAMB18 144 RAMB36 72)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_24/sext_ln1118_224_reg_77235_reg[22]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_24/sext_ln1118_224_reg_77235_reg[23]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_24/sext_ln1118_1476_reg_86811_reg[22]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_24/sext_ln1118_1476_reg_86811_reg[23]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_28/mult_2052_V_reg_84723_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_28/mult_2052_V_reg_84723_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[6]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[9]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[10]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[11]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[12]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[16]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[17]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[18]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[19]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[20]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[21]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[22]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1250_reg_85010_reg[22]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/kernel_data_V_1_133_load_1_reg_84990_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1520_reg_86761_reg[20]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_1520_reg_86761_reg[21]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_506_reg_79421_reg[20]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_32/sext_ln1118_506_reg_79421_reg[21]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_33/sext_ln203_437_reg_79931_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_33/sext_ln203_437_reg_79931_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[1]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[3]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[4]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[5]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[6]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[9]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[10]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[11]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[12]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/shl_ln1118_414_reg_83241_reg[16]' (FDE) to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0i_1_34/kernel_data_V_1_108_load_1_reg_83221_reg[15]'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)\n",
      "DSP Report: Generating DSP grp_fu_2580_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_fu_2580_p2 is absorbed into DSP grp_fu_2580_p2.\n",
      "DSP Report: Generating DSP grp_fu_2579_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_fu_2579_p2 is absorbed into DSP grp_fu_2579_p2.\n",
      "DSP Report: Generating DSP grp_fu_2581_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_fu_2581_p2 is absorbed into DSP grp_fu_2581_p2.\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[0]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[1]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[2]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[3]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[4]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[5]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[6]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[7]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[8]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1292_reg_82123_reg[9]' (FDE) to 'kernel_data_V_1_91_load_1_reg_82107_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'sext_ln1118_524_reg_79512_reg[21]' (FDE) to 'sext_ln1118_524_reg_79512_reg[22]'\n",
      "INFO: [Synth 8-3886] merging instance 'sext_ln1118_1772_reg_88137_reg[21]' (FDE) to 'sext_ln1118_1772_reg_88137_reg[22]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1008_reg_79675_reg[0]' (FDE) to 'kernel_data_V_1_69_load_1_reg_79664_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1008_reg_79675_reg[1]' (FDE) to 'kernel_data_V_1_69_load_1_reg_79664_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1008_reg_79675_reg[2]' (FDE) to 'kernel_data_V_1_69_load_1_reg_79664_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1008_reg_79675_reg[3]' (FDE) to 'kernel_data_V_1_69_load_1_reg_79664_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1008_reg_79675_reg[4]' (FDE) to 'kernel_data_V_1_69_load_1_reg_79664_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1008_reg_79675_reg[5]' (FDE) to 'kernel_data_V_1_69_load_1_reg_79664_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_795_reg_79477_reg[0]' (FDE) to 'kernel_data_V_1_53_load_1_reg_79462_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_795_reg_79477_reg[1]' (FDE) to 'kernel_data_V_1_53_load_1_reg_79462_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_795_reg_79477_reg[2]' (FDE) to 'kernel_data_V_1_53_load_1_reg_79462_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_795_reg_79477_reg[3]' (FDE) to 'kernel_data_V_1_53_load_1_reg_79462_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_795_reg_79477_reg[4]' (FDE) to 'kernel_data_V_1_53_load_1_reg_79462_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_795_reg_79477_reg[5]' (FDE) to 'kernel_data_V_1_53_load_1_reg_79462_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_795_reg_79477_reg[6]' (FDE) to 'kernel_data_V_1_53_load_1_reg_79462_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1374_reg_81920_reg[0]' (FDE) to 'kernel_data_V_1_97_load_1_reg_81903_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1374_reg_81920_reg[1]' (FDE) to 'kernel_data_V_1_97_load_1_reg_81903_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1374_reg_81920_reg[2]' (FDE) to 'kernel_data_V_1_97_load_1_reg_81903_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1374_reg_81920_reg[3]' (FDE) to 'kernel_data_V_1_97_load_1_reg_81903_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1374_reg_81920_reg[4]' (FDE) to 'kernel_data_V_1_97_load_1_reg_81903_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1374_reg_81920_reg[5]' (FDE) to 'kernel_data_V_1_97_load_1_reg_81903_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_1374_reg_81920_reg[6]' (FDE) to 'kernel_data_V_1_97_load_1_reg_81903_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'sext_ln203_1084_reg_85114_reg[11]' (FDE) to 'sext_ln203_1084_reg_85114_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[4]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[5]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[6]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[7]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[8]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[9]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[10]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[11]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[12]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[13]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[14]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[15]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[16]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[17]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[18]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_508_reg_84880_reg[19]' (FDE) to 'kernel_data_V_1_131_load_1_reg_84865_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'sext_ln203_1281_reg_88089_reg[12]' (FDE) to 'sext_ln203_1281_reg_88089_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_2459_reg_87915_reg[2]' (FDE) to 'trunc_ln708_2465_reg_87925_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_2459_reg_87915_reg[0]' (FDE) to 'trunc_ln708_2465_reg_87925_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_2459_reg_87915_reg[1]' (FDE) to 'trunc_ln708_2465_reg_87925_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_2459_reg_87915_reg[3]' (FDE) to 'trunc_ln708_2465_reg_87925_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_2459_reg_87915_reg[4]' (FDE) to 'trunc_ln708_2465_reg_87925_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_2459_reg_87915_reg[5]' (FDE) to 'trunc_ln708_2465_reg_87925_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'trunc_ln708_2459_reg_87915_reg[6]' (FDE) to 'trunc_ln708_2465_reg_87925_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_683_reg_88043_reg[8]' (FDE) to 'kernel_data_V_1_177_load_1_reg_88034_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_683_reg_88043_reg[2]' (FDE) to 'kernel_data_V_1_177_load_1_reg_88034_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_683_reg_88043_reg[3]' (FDE) to 'kernel_data_V_1_177_load_1_reg_88034_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'shl_ln1118_683_reg_88043_reg[9]' (FDE) to 'kernel_data_V_1_177_load_1_reg_88034_reg[7]'\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U163/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register tmp_s_reg_10254_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U163/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U163/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U163/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U164/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*B.\n",
      "DSP Report: register tmp_s_reg_10254_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U164/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U164/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U164/myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U/p_cvt.\n",
      "DSP Report: Generating DSP grp_fu_731_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_fu_731_p2 is absorbed into DSP grp_fu_731_p2.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"myproject__GCB0/layer2_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"myproject__GCB0/layer2_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"myproject__GCB0/layer2_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"myproject__GCB0/layer2_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"myproject__GCB0/layer2_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"myproject__GCB0/layer2_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"myproject__GCB0/layer2_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"myproject__GCB0/layer2_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"myproject__GCB0/layer2_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"myproject__GCB0/layer2_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"myproject__GCB0/layer2_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"myproject__GCB0/layer2_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"myproject__GCB0/layer2_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"myproject__GCB0/layer2_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"myproject__GCB0/layer2_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"myproject__GCB0/layer2_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer4_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_U0/ap_done_reg_reg)\n",
      "DSP Report: Generating DSP grp_fu_358_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_fu_358_p2 is absorbed into DSP grp_fu_358_p2.\n",
      "DSP Report: Generating DSP grp_fu_446_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_fu_446_p2 is absorbed into DSP grp_fu_446_p2.\n",
      "WARNING: [Synth 8-3331] design reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s has unconnected port x_V_offset[4]\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_184 /\\grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484/add_ln45_reg_572_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_184 /\\grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484/add_ln45_reg_572_reg[1] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_184 /\\p_Val2_19_reg_2217_reg[17] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_184 /\\p_Val2_1_reg_2223_reg[17] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_U0/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0/ap_done_reg_reg )\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:28 ; elapsed = 00:04:28 . Memory (MB): peak = 2965.820 ; gain = 1448.566 ; free physical = 866 ; free virtual = 95337\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Block RAM: Preliminary Mapping\tReport (see note below)\n",
      "+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name             | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|myproject__GCB0         | layer2_out_V_data_7_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_0_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_1_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_2_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_3_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_4_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_5_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_6_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_0_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_1_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_2_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_3_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_4_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_5_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_6_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_7_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_0_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_1_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_2_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_3_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_4_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_5_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_6_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_7_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. \n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                                           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A2*B        | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A2*B        | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s   | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s      | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                                          |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "|1     |muxpart__19_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|     60687|\n",
      "|2     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB1              |           1|         2|\n",
      "|3     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB2              |           1|       134|\n",
      "|4     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB3              |           1|      1143|\n",
      "|5     |muxpart__23_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|     61027|\n",
      "|6     |logic__434_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GD    |           1|         2|\n",
      "|7     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB6              |           1|       103|\n",
      "|8     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB7              |           1|       660|\n",
      "|9     |muxpart__21_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|     62176|\n",
      "|10    |datapath__710_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GD |           1|        45|\n",
      "|11    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB10             |           1|      3271|\n",
      "|12    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB11             |           1|     14722|\n",
      "|13    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB12             |           1|     11720|\n",
      "|14    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB13             |           1|      1105|\n",
      "|15    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB14             |           1|     11198|\n",
      "|16    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB15             |           1|      1682|\n",
      "|17    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB16             |           1|      2705|\n",
      "|18    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB17             |           1|     16168|\n",
      "|19    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB18             |           1|      3339|\n",
      "|20    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB19             |           1|      6288|\n",
      "|21    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB20             |           1|      7052|\n",
      "|22    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB21             |           1|     26013|\n",
      "|23    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB22             |           1|      5953|\n",
      "|24    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB23             |           1|      7250|\n",
      "|25    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB24             |           1|      6478|\n",
      "|26    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB25             |           1|     22378|\n",
      "|27    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB26             |           1|      7975|\n",
      "|28    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB27             |           1|     12021|\n",
      "|29    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB28             |           1|      2153|\n",
      "|30    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB29             |           1|      4914|\n",
      "|31    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB30             |           1|      4755|\n",
      "|32    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB31             |           1|     20339|\n",
      "|33    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB32             |           1|      6423|\n",
      "|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                        |           1|     38951|\n",
      "|35    |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s__GB1                  |           1|      4224|\n",
      "|36    |myproject__GCB0                                                                        |           1|     30397|\n",
      "|37    |myproject__GCB1                                                                        |           1|     10750|\n",
      "|38    |myproject__GCB2                                                                        |           1|     15487|\n",
      "|39    |myproject__GCB3                                                                        |           1|     12443|\n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:04:32 . Memory (MB): peak = 2965.820 ; gain = 1448.566 ; free physical = 739 ; free virtual = 95317\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Block RAM: Final Mapping\tReport\n",
      "+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name             | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|myproject__GCB0         | layer2_out_V_data_7_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_0_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_1_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_2_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_3_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_4_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_5_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|myproject__GCB0         | layer2_out_V_data_6_V_U/mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_0_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_1_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_2_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_3_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_4_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_5_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_6_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_7_V_U | mem_reg                         | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_0_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_1_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_2_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_3_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_4_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_5_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_6_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_7_V_U | mem_reg                         | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                                          |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "|1     |muxpart__19_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|     60687|\n",
      "|2     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB1              |           1|         2|\n",
      "|3     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB2              |           1|       134|\n",
      "|4     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB3              |           1|      1143|\n",
      "|5     |muxpart__23_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|     61027|\n",
      "|6     |logic__434_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GD    |           1|         2|\n",
      "|7     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB6              |           1|       103|\n",
      "|8     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB7              |           1|       660|\n",
      "|9     |muxpart__21_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|     62176|\n",
      "|10    |datapath__710_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GD |           1|        45|\n",
      "|11    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB10             |           1|      3271|\n",
      "|12    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB11             |           1|     14722|\n",
      "|13    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB12             |           1|     11720|\n",
      "|14    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB13             |           1|      1105|\n",
      "|15    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB14             |           1|     11198|\n",
      "|16    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB15             |           1|      1682|\n",
      "|17    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB16             |           1|      2705|\n",
      "|18    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB17             |           1|     16168|\n",
      "|19    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB18             |           1|      3339|\n",
      "|20    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB19             |           1|      6288|\n",
      "|21    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB20             |           1|      7052|\n",
      "|22    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB21             |           1|     26013|\n",
      "|23    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB22             |           1|      5953|\n",
      "|24    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB23             |           1|      7250|\n",
      "|25    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB24             |           1|      6478|\n",
      "|26    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB25             |           1|     22378|\n",
      "|27    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB26             |           1|      7975|\n",
      "|28    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB27             |           1|     12021|\n",
      "|29    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB28             |           1|      2153|\n",
      "|30    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB29             |           1|      4914|\n",
      "|31    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB30             |           1|      4755|\n",
      "|32    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB31             |           1|     20339|\n",
      "|33    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB32             |           1|      6416|\n",
      "|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                        |           1|     38919|\n",
      "|35    |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s__GB1                  |           1|      4224|\n",
      "|36    |myproject__GCB0                                                                        |           1|     30397|\n",
      "|37    |myproject__GCB1                                                                        |           1|     10750|\n",
      "|38    |myproject__GCB2                                                                        |           1|     15487|\n",
      "|39    |myproject__GCB3                                                                        |           1|     12443|\n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-7053] The timing for the instance dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_1549/w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_1549/w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_0/layer2_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_0/layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_0/layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_0/layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_0/layer2_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_0/layer2_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_0/layer2_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_0/layer2_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer3_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer3_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer3_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer3_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer3_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer3_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer3_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer3_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer4_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer4_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer4_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer4_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1/layer4_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_184/exp_table3_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_184/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:04:47 ; elapsed = 00:04:48 . Memory (MB): peak = 2982.660 ; gain = 1465.406 ; free physical = 1395 ; free virtual = 95418\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                                          |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n",
      "|1     |muxpart__19_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|      5721|\n",
      "|2     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB1              |           1|         2|\n",
      "|3     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB2              |           1|        94|\n",
      "|4     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB3              |           1|      1062|\n",
      "|5     |muxpart__23_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|      5741|\n",
      "|6     |logic__434_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GD    |           1|         1|\n",
      "|7     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB6              |           1|        84|\n",
      "|8     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB7              |           1|       642|\n",
      "|9     |muxpart__21_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s       |           1|      5792|\n",
      "|10    |datapath__710_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GD |           1|        11|\n",
      "|11    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB10             |           1|      3258|\n",
      "|12    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB11             |           1|     11144|\n",
      "|13    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB12             |           1|      7304|\n",
      "|14    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB13             |           1|       789|\n",
      "|15    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB14             |           1|      7244|\n",
      "|16    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB15             |           1|      1001|\n",
      "|17    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB16             |           1|      1863|\n",
      "|18    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB17             |           1|      7221|\n",
      "|19    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB18             |           1|      1139|\n",
      "|20    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB19             |           1|      2415|\n",
      "|21    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB20             |           1|      2756|\n",
      "|22    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB21             |           1|      8576|\n",
      "|23    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB22             |           1|      2044|\n",
      "|24    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB23             |           1|      2378|\n",
      "|25    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB24             |           1|      2325|\n",
      "|26    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB25             |           1|      7405|\n",
      "|27    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB26             |           1|      2682|\n",
      "|28    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB27             |           1|      7594|\n",
      "|29    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB28             |           1|      1270|\n",
      "|30    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB29             |           1|      2624|\n",
      "|31    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB30             |           1|      2929|\n",
      "|32    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB31             |           1|      6249|\n",
      "|33    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s__GB32             |           1|      4804|\n",
      "|34    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                        |           1|     15145|\n",
      "|35    |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s__GB1                  |           1|      4159|\n",
      "|36    |myproject__GCB0                                                                        |           1|      9834|\n",
      "|37    |myproject__GCB1                                                                        |           1|      5937|\n",
      "|38    |myproject__GCB2                                                                        |           1|      7446|\n",
      "|39    |myproject__GCB3                                                                        |           1|      6692|\n",
      "+------+---------------------------------------------------------------------------------------+------------+----------+\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-7053] The timing for the instance dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_1549/w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_1549/w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer2_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer3_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer3_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer3_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer3_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer3_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer3_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer3_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer3_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer4_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer4_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer4_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer4_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance layer4_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_184/exp_table3_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_184/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:05:02 ; elapsed = 00:05:03 . Memory (MB): peak = 3094.402 ; gain = 1577.148 ; free physical = 1241 ; free virtual = 95382\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:05:02 ; elapsed = 00:05:03 . Memory (MB): peak = 3094.402 ; gain = 1577.148 ; free physical = 1241 ; free virtual = 95383\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:07 ; elapsed = 00:05:08 . Memory (MB): peak = 3094.402 ; gain = 1577.148 ; free physical = 1235 ; free virtual = 95392\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:05:08 ; elapsed = 00:05:08 . Memory (MB): peak = 3094.402 ; gain = 1577.148 ; free physical = 1234 ; free virtual = 95392\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:05:10 ; elapsed = 00:05:11 . Memory (MB): peak = 3094.402 ; gain = 1577.148 ; free physical = 1228 ; free virtual = 95387\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:05:10 ; elapsed = 00:05:11 . Memory (MB): peak = 3094.402 ; gain = 1577.148 ; free physical = 1225 ; free virtual = 95386\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | ShiftRegMem_reg[27] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | \n",
      "|dsrl__1     | ShiftRegMem_reg[23] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | \n",
      "|dsrl__2     | ShiftRegMem_reg[11] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "|dsrl__3     | ShiftRegMem_reg[7]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "|dsrl__4     | SRL_SIG_reg[63]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | \n",
      "|dsrl__5     | SRL_SIG_reg[15]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+---------+------+\n",
      "|      |Cell     |Count |\n",
      "+------+---------+------+\n",
      "|1     |BUFG     |     1|\n",
      "|2     |CARRY8   |  6414|\n",
      "|3     |DSP48E2  |     8|\n",
      "|4     |LUT1     |  2557|\n",
      "|5     |LUT2     | 31387|\n",
      "|6     |LUT3     | 14639|\n",
      "|7     |LUT4     | 15196|\n",
      "|8     |LUT5     | 14981|\n",
      "|9     |LUT6     | 20316|\n",
      "|10    |MUXF7    |  1056|\n",
      "|11    |MUXF8    |   272|\n",
      "|12    |RAMB18E2 |    28|\n",
      "|13    |RAMB36E2 |     1|\n",
      "|14    |SRL16E   |  1024|\n",
      "|15    |SRLC32E  |  1216|\n",
      "|16    |FDRE     | 63113|\n",
      "|17    |FDSE     |   617|\n",
      "|18    |IBUF     |    30|\n",
      "|19    |OBUF     |   174|\n",
      "+------+---------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+\n",
      "|      |Instance                                                                                       |Module                                                                                    |Cells  |\n",
      "+------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+\n",
      "|1     |top                                                                                            |                                                                                          | 173030|\n",
      "|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_U0                         |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s                       |   8898|\n",
      "|3     |    line_buffer_Array_V_0_0_U                                                                  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb          |     32|\n",
      "|4     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core__1  |     32|\n",
      "|5     |    line_buffer_Array_V_1269_0_U                                                               |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_268      |     32|\n",
      "|6     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core__2  |     32|\n",
      "|7     |    line_buffer_Array_V_2270_0_U                                                               |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_269      |     32|\n",
      "|8     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core__3  |     32|\n",
      "|9     |    line_buffer_Array_V_3271_0_U                                                               |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_270      |     32|\n",
      "|10    |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s_line_buffbkb_core     |     32|\n",
      "|11    |    regslice_both_data_V_data_V_U                                                              |regslice_both_271                                                                         |     66|\n",
      "|12    |      ibuf_inst                                                                                |xil_defaultlib_ibuf_272                                                                   |     37|\n",
      "|13    |      obuf_inst                                                                                |xil_defaultlib_obuf_273                                                                   |     29|\n",
      "|14    |  conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0                        |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s                      | 122186|\n",
      "|15    |    line_buffer_Array_V_1_0_0_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg          |     32|\n",
      "|16    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__30 |     32|\n",
      "|17    |    line_buffer_Array_V_1_0_1_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_237      |     32|\n",
      "|18    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__26 |     32|\n",
      "|19    |    line_buffer_Array_V_1_0_2_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_238      |     32|\n",
      "|20    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__22 |     32|\n",
      "|21    |    line_buffer_Array_V_1_0_3_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_239      |     32|\n",
      "|22    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__18 |     32|\n",
      "|23    |    line_buffer_Array_V_1_0_4_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_240      |     32|\n",
      "|24    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__14 |     32|\n",
      "|25    |    line_buffer_Array_V_1_0_5_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_241      |     32|\n",
      "|26    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__10 |     32|\n",
      "|27    |    line_buffer_Array_V_1_0_6_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_242      |     32|\n",
      "|28    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__6  |     32|\n",
      "|29    |    line_buffer_Array_V_1_0_7_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_243      |     32|\n",
      "|30    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__31 |     32|\n",
      "|31    |    line_buffer_Array_V_1_1_0_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_244      |     32|\n",
      "|32    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__29 |     32|\n",
      "|33    |    line_buffer_Array_V_1_1_1_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_245      |     32|\n",
      "|34    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__25 |     32|\n",
      "|35    |    line_buffer_Array_V_1_1_2_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_246      |     32|\n",
      "|36    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__21 |     32|\n",
      "|37    |    line_buffer_Array_V_1_1_3_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_247      |     32|\n",
      "|38    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__17 |     32|\n",
      "|39    |    line_buffer_Array_V_1_1_4_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_248      |     32|\n",
      "|40    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__13 |     32|\n",
      "|41    |    line_buffer_Array_V_1_1_5_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_249      |     32|\n",
      "|42    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__9  |     32|\n",
      "|43    |    line_buffer_Array_V_1_1_6_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_250      |     32|\n",
      "|44    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__5  |     32|\n",
      "|45    |    line_buffer_Array_V_1_1_7_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_251      |     32|\n",
      "|46    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core     |     32|\n",
      "|47    |    line_buffer_Array_V_1_2_0_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_252      |     32|\n",
      "|48    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__28 |     32|\n",
      "|49    |    line_buffer_Array_V_1_2_1_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_253      |     32|\n",
      "|50    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__24 |     32|\n",
      "|51    |    line_buffer_Array_V_1_2_2_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_254      |     32|\n",
      "|52    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__20 |     32|\n",
      "|53    |    line_buffer_Array_V_1_2_3_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_255      |     32|\n",
      "|54    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__16 |     32|\n",
      "|55    |    line_buffer_Array_V_1_2_4_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_256      |     32|\n",
      "|56    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__12 |     32|\n",
      "|57    |    line_buffer_Array_V_1_2_5_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_257      |     32|\n",
      "|58    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__8  |     32|\n",
      "|59    |    line_buffer_Array_V_1_2_6_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_258      |     32|\n",
      "|60    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__4  |     32|\n",
      "|61    |    line_buffer_Array_V_1_2_7_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_259      |     32|\n",
      "|62    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__2  |     32|\n",
      "|63    |    line_buffer_Array_V_1_3_0_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_260      |     32|\n",
      "|64    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__27 |     32|\n",
      "|65    |    line_buffer_Array_V_1_3_1_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_261      |     32|\n",
      "|66    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__23 |     32|\n",
      "|67    |    line_buffer_Array_V_1_3_2_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_262      |     32|\n",
      "|68    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__19 |     32|\n",
      "|69    |    line_buffer_Array_V_1_3_3_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_263      |     32|\n",
      "|70    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__15 |     32|\n",
      "|71    |    line_buffer_Array_V_1_3_4_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_264      |     32|\n",
      "|72    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__11 |     32|\n",
      "|73    |    line_buffer_Array_V_1_3_5_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_265      |     32|\n",
      "|74    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__7  |     32|\n",
      "|75    |    line_buffer_Array_V_1_3_6_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_266      |     32|\n",
      "|76    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__3  |     32|\n",
      "|77    |    line_buffer_Array_V_1_3_7_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_267      |     32|\n",
      "|78    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_bufncg_core__1  |     32|\n",
      "|79    |  dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0                           |dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_s                         |   4009|\n",
      "|80    |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_360                |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s                          |   3523|\n",
      "|81    |  dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                            |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_s                          |  19403|\n",
      "|82    |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_1549                |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                           |  15256|\n",
      "|83    |      myproject_mul_mul_16s_11s_26_1_1_U164                                                    |myproject_mul_mul_16s_11s_26_1_1                                                          |   4199|\n",
      "|84    |        myproject_mul_mul_16s_11s_26_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_1                                                  |   4199|\n",
      "|85    |      myproject_mul_mul_16s_16s_26_1_1_U163                                                    |myproject_mul_mul_16s_16s_26_1_1                                                          |      1|\n",
      "|86    |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0                                                  |      1|\n",
      "|87    |      myproject_mux_164_16_1_1_U162                                                            |myproject_mux_164_16_1_1                                                                  |     31|\n",
      "|88    |      myproject_mux_83_16_1_1_U161                                                             |myproject_mux_83_16_1_1                                                                   |     31|\n",
      "|89    |      outidx_U                                                                                 |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx                    |    166|\n",
      "|90    |        dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx_rom_U           |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx_rom                |    166|\n",
      "|91    |      w9_V_U                                                                                   |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V                      |     14|\n",
      "|92    |        dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U             |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom                  |     14|\n",
      "|93    |  layer10_out_V_data_0_V_U                                                                     |fifo_w16_d1_A                                                                             |     24|\n",
      "|94    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_236                                                                |     16|\n",
      "|95    |  layer10_out_V_data_1_V_U                                                                     |fifo_w16_d1_A_0                                                                           |     24|\n",
      "|96    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_235                                                                |     16|\n",
      "|97    |  layer10_out_V_data_2_V_U                                                                     |fifo_w16_d1_A_1                                                                           |     24|\n",
      "|98    |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_234                                                                |     16|\n",
      "|99    |  layer10_out_V_data_3_V_U                                                                     |fifo_w16_d1_A_2                                                                           |     28|\n",
      "|100   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_233                                                                |     16|\n",
      "|101   |  layer10_out_V_data_4_V_U                                                                     |fifo_w16_d1_A_3                                                                           |     24|\n",
      "|102   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_232                                                                |     16|\n",
      "|103   |  layer10_out_V_data_5_V_U                                                                     |fifo_w16_d1_A_4                                                                           |     24|\n",
      "|104   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_231                                                                |     16|\n",
      "|105   |  layer10_out_V_data_6_V_U                                                                     |fifo_w16_d1_A_5                                                                           |     24|\n",
      "|106   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_230                                                                |     16|\n",
      "|107   |  layer10_out_V_data_7_V_U                                                                     |fifo_w16_d1_A_6                                                                           |     24|\n",
      "|108   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_229                                                                |     16|\n",
      "|109   |  layer10_out_V_data_8_V_U                                                                     |fifo_w16_d1_A_7                                                                           |     26|\n",
      "|110   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_228                                                                |     16|\n",
      "|111   |  layer10_out_V_data_9_V_U                                                                     |fifo_w16_d1_A_8                                                                           |     24|\n",
      "|112   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_227                                                                |     16|\n",
      "|113   |  layer11_out_V_data_0_V_U                                                                     |fifo_w16_d1_A_9                                                                           |     24|\n",
      "|114   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_226                                                                |     16|\n",
      "|115   |  layer11_out_V_data_1_V_U                                                                     |fifo_w16_d1_A_10                                                                          |     26|\n",
      "|116   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_225                                                                |     17|\n",
      "|117   |  layer11_out_V_data_2_V_U                                                                     |fifo_w16_d1_A_11                                                                          |     24|\n",
      "|118   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_224                                                                |     16|\n",
      "|119   |  layer11_out_V_data_3_V_U                                                                     |fifo_w16_d1_A_12                                                                          |     25|\n",
      "|120   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_223                                                                |     16|\n",
      "|121   |  layer11_out_V_data_4_V_U                                                                     |fifo_w16_d1_A_13                                                                          |     24|\n",
      "|122   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_222                                                                |     16|\n",
      "|123   |  layer11_out_V_data_5_V_U                                                                     |fifo_w16_d1_A_14                                                                          |     25|\n",
      "|124   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_221                                                                |     16|\n",
      "|125   |  layer11_out_V_data_6_V_U                                                                     |fifo_w16_d1_A_15                                                                          |     24|\n",
      "|126   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_220                                                                |     16|\n",
      "|127   |  layer11_out_V_data_7_V_U                                                                     |fifo_w16_d1_A_16                                                                          |     36|\n",
      "|128   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_219                                                                |     17|\n",
      "|129   |  layer11_out_V_data_8_V_U                                                                     |fifo_w16_d1_A_17                                                                          |     24|\n",
      "|130   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_218                                                                |     16|\n",
      "|131   |  layer11_out_V_data_9_V_U                                                                     |fifo_w16_d1_A_18                                                                          |     24|\n",
      "|132   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_217                                                                |     16|\n",
      "|133   |  layer2_out_V_data_0_V_U                                                                      |fifo_w16_d576_A                                                                           |    126|\n",
      "|134   |  layer2_out_V_data_1_V_U                                                                      |fifo_w16_d576_A_19                                                                        |    127|\n",
      "|135   |  layer2_out_V_data_2_V_U                                                                      |fifo_w16_d576_A_20                                                                        |    126|\n",
      "|136   |  layer2_out_V_data_3_V_U                                                                      |fifo_w16_d576_A_21                                                                        |    125|\n",
      "|137   |  layer2_out_V_data_4_V_U                                                                      |fifo_w16_d576_A_22                                                                        |    128|\n",
      "|138   |  layer2_out_V_data_5_V_U                                                                      |fifo_w16_d576_A_23                                                                        |    125|\n",
      "|139   |  layer2_out_V_data_6_V_U                                                                      |fifo_w16_d576_A_24                                                                        |    127|\n",
      "|140   |  layer2_out_V_data_7_V_U                                                                      |fifo_w16_d576_A_25                                                                        |    128|\n",
      "|141   |  layer3_out_V_data_0_V_U                                                                      |fifo_w16_d576_A_26                                                                        |    131|\n",
      "|142   |  layer3_out_V_data_1_V_U                                                                      |fifo_w16_d576_A_27                                                                        |    131|\n",
      "|143   |  layer3_out_V_data_2_V_U                                                                      |fifo_w16_d576_A_28                                                                        |    131|\n",
      "|144   |  layer3_out_V_data_3_V_U                                                                      |fifo_w16_d576_A_29                                                                        |    133|\n",
      "|145   |  layer3_out_V_data_4_V_U                                                                      |fifo_w16_d576_A_30                                                                        |    131|\n",
      "|146   |  layer3_out_V_data_5_V_U                                                                      |fifo_w16_d576_A_31                                                                        |    132|\n",
      "|147   |  layer3_out_V_data_6_V_U                                                                      |fifo_w16_d576_A_32                                                                        |    132|\n",
      "|148   |  layer3_out_V_data_7_V_U                                                                      |fifo_w16_d576_A_33                                                                        |    131|\n",
      "|149   |  layer4_out_V_data_0_V_U                                                                      |fifo_w16_d144_A                                                                           |    116|\n",
      "|150   |  layer4_out_V_data_1_V_U                                                                      |fifo_w16_d144_A_34                                                                        |    117|\n",
      "|151   |  layer4_out_V_data_2_V_U                                                                      |fifo_w16_d144_A_35                                                                        |    116|\n",
      "|152   |  layer4_out_V_data_3_V_U                                                                      |fifo_w16_d144_A_36                                                                        |    116|\n",
      "|153   |  layer4_out_V_data_4_V_U                                                                      |fifo_w16_d144_A_37                                                                        |    116|\n",
      "|154   |  layer4_out_V_data_5_V_U                                                                      |fifo_w16_d144_A_38                                                                        |    116|\n",
      "|155   |  layer4_out_V_data_6_V_U                                                                      |fifo_w16_d144_A_39                                                                        |    116|\n",
      "|156   |  layer4_out_V_data_7_V_U                                                                      |fifo_w16_d144_A_40                                                                        |    116|\n",
      "|157   |  layer5_out_V_data_0_V_U                                                                      |fifo_w16_d64_A                                                                            |     82|\n",
      "|158   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_216                                                               |     54|\n",
      "|159   |  layer5_out_V_data_10_V_U                                                                     |fifo_w16_d64_A_41                                                                         |     80|\n",
      "|160   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_215                                                               |     54|\n",
      "|161   |  layer5_out_V_data_11_V_U                                                                     |fifo_w16_d64_A_42                                                                         |     81|\n",
      "|162   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_214                                                               |     54|\n",
      "|163   |  layer5_out_V_data_12_V_U                                                                     |fifo_w16_d64_A_43                                                                         |     80|\n",
      "|164   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_213                                                               |     54|\n",
      "|165   |  layer5_out_V_data_13_V_U                                                                     |fifo_w16_d64_A_44                                                                         |     81|\n",
      "|166   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_212                                                               |     54|\n",
      "|167   |  layer5_out_V_data_14_V_U                                                                     |fifo_w16_d64_A_45                                                                         |     80|\n",
      "|168   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_211                                                               |     54|\n",
      "|169   |  layer5_out_V_data_15_V_U                                                                     |fifo_w16_d64_A_46                                                                         |     80|\n",
      "|170   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_210                                                               |     54|\n",
      "|171   |  layer5_out_V_data_1_V_U                                                                      |fifo_w16_d64_A_47                                                                         |     80|\n",
      "|172   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_209                                                               |     54|\n",
      "|173   |  layer5_out_V_data_2_V_U                                                                      |fifo_w16_d64_A_48                                                                         |     82|\n",
      "|174   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_208                                                               |     55|\n",
      "|175   |  layer5_out_V_data_3_V_U                                                                      |fifo_w16_d64_A_49                                                                         |     80|\n",
      "|176   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_207                                                               |     54|\n",
      "|177   |  layer5_out_V_data_4_V_U                                                                      |fifo_w16_d64_A_50                                                                         |     81|\n",
      "|178   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_206                                                               |     55|\n",
      "|179   |  layer5_out_V_data_5_V_U                                                                      |fifo_w16_d64_A_51                                                                         |     81|\n",
      "|180   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_205                                                               |     54|\n",
      "|181   |  layer5_out_V_data_6_V_U                                                                      |fifo_w16_d64_A_52                                                                         |     81|\n",
      "|182   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_204                                                               |     54|\n",
      "|183   |  layer5_out_V_data_7_V_U                                                                      |fifo_w16_d64_A_53                                                                         |     80|\n",
      "|184   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_203                                                               |     54|\n",
      "|185   |  layer5_out_V_data_8_V_U                                                                      |fifo_w16_d64_A_54                                                                         |     80|\n",
      "|186   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_202                                                               |     54|\n",
      "|187   |  layer5_out_V_data_9_V_U                                                                      |fifo_w16_d64_A_55                                                                         |     81|\n",
      "|188   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_201                                                               |     54|\n",
      "|189   |  layer6_out_V_data_0_V_U                                                                      |fifo_w16_d64_A_56                                                                         |     76|\n",
      "|190   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_200                                                               |     53|\n",
      "|191   |  layer6_out_V_data_10_V_U                                                                     |fifo_w16_d64_A_57                                                                         |     77|\n",
      "|192   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_199                                                               |     53|\n",
      "|193   |  layer6_out_V_data_11_V_U                                                                     |fifo_w16_d64_A_58                                                                         |     76|\n",
      "|194   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_198                                                               |     53|\n",
      "|195   |  layer6_out_V_data_12_V_U                                                                     |fifo_w16_d64_A_59                                                                         |     78|\n",
      "|196   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_197                                                               |     54|\n",
      "|197   |  layer6_out_V_data_13_V_U                                                                     |fifo_w16_d64_A_60                                                                         |     77|\n",
      "|198   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_196                                                               |     53|\n",
      "|199   |  layer6_out_V_data_14_V_U                                                                     |fifo_w16_d64_A_61                                                                         |     76|\n",
      "|200   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_195                                                               |     53|\n",
      "|201   |  layer6_out_V_data_15_V_U                                                                     |fifo_w16_d64_A_62                                                                         |     78|\n",
      "|202   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_194                                                               |     54|\n",
      "|203   |  layer6_out_V_data_1_V_U                                                                      |fifo_w16_d64_A_63                                                                         |     78|\n",
      "|204   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_193                                                               |     54|\n",
      "|205   |  layer6_out_V_data_2_V_U                                                                      |fifo_w16_d64_A_64                                                                         |     76|\n",
      "|206   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_192                                                               |     53|\n",
      "|207   |  layer6_out_V_data_3_V_U                                                                      |fifo_w16_d64_A_65                                                                         |     76|\n",
      "|208   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_191                                                               |     53|\n",
      "|209   |  layer6_out_V_data_4_V_U                                                                      |fifo_w16_d64_A_66                                                                         |     76|\n",
      "|210   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_190                                                               |     53|\n",
      "|211   |  layer6_out_V_data_5_V_U                                                                      |fifo_w16_d64_A_67                                                                         |     77|\n",
      "|212   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_189                                                               |     53|\n",
      "|213   |  layer6_out_V_data_6_V_U                                                                      |fifo_w16_d64_A_68                                                                         |     77|\n",
      "|214   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_188                                                               |     54|\n",
      "|215   |  layer6_out_V_data_7_V_U                                                                      |fifo_w16_d64_A_69                                                                         |     76|\n",
      "|216   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_187                                                               |     53|\n",
      "|217   |  layer6_out_V_data_8_V_U                                                                      |fifo_w16_d64_A_70                                                                         |     78|\n",
      "|218   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg_186                                                               |     53|\n",
      "|219   |  layer6_out_V_data_9_V_U                                                                      |fifo_w16_d64_A_71                                                                         |     76|\n",
      "|220   |    U_fifo_w16_d64_A_shiftReg                                                                  |fifo_w16_d64_A_shiftReg                                                                   |     53|\n",
      "|221   |  layer7_out_V_data_0_V_U                                                                      |fifo_w16_d16_A                                                                            |     39|\n",
      "|222   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_185                                                               |     20|\n",
      "|223   |  layer7_out_V_data_10_V_U                                                                     |fifo_w16_d16_A_72                                                                         |     40|\n",
      "|224   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_184                                                               |     20|\n",
      "|225   |  layer7_out_V_data_11_V_U                                                                     |fifo_w16_d16_A_73                                                                         |     40|\n",
      "|226   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_183                                                               |     21|\n",
      "|227   |  layer7_out_V_data_12_V_U                                                                     |fifo_w16_d16_A_74                                                                         |     40|\n",
      "|228   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_182                                                               |     20|\n",
      "|229   |  layer7_out_V_data_13_V_U                                                                     |fifo_w16_d16_A_75                                                                         |     41|\n",
      "|230   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_181                                                               |     21|\n",
      "|231   |  layer7_out_V_data_14_V_U                                                                     |fifo_w16_d16_A_76                                                                         |     39|\n",
      "|232   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_180                                                               |     20|\n",
      "|233   |  layer7_out_V_data_15_V_U                                                                     |fifo_w16_d16_A_77                                                                         |     39|\n",
      "|234   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_179                                                               |     21|\n",
      "|235   |  layer7_out_V_data_1_V_U                                                                      |fifo_w16_d16_A_78                                                                         |     39|\n",
      "|236   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_178                                                               |     20|\n",
      "|237   |  layer7_out_V_data_2_V_U                                                                      |fifo_w16_d16_A_79                                                                         |     39|\n",
      "|238   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_177                                                               |     20|\n",
      "|239   |  layer7_out_V_data_3_V_U                                                                      |fifo_w16_d16_A_80                                                                         |     40|\n",
      "|240   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_176                                                               |     21|\n",
      "|241   |  layer7_out_V_data_4_V_U                                                                      |fifo_w16_d16_A_81                                                                         |     39|\n",
      "|242   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_175                                                               |     20|\n",
      "|243   |  layer7_out_V_data_5_V_U                                                                      |fifo_w16_d16_A_82                                                                         |     40|\n",
      "|244   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_174                                                               |     20|\n",
      "|245   |  layer7_out_V_data_6_V_U                                                                      |fifo_w16_d16_A_83                                                                         |     39|\n",
      "|246   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_173                                                               |     20|\n",
      "|247   |  layer7_out_V_data_7_V_U                                                                      |fifo_w16_d16_A_84                                                                         |     40|\n",
      "|248   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_172                                                               |     20|\n",
      "|249   |  layer7_out_V_data_8_V_U                                                                      |fifo_w16_d16_A_85                                                                         |     39|\n",
      "|250   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_171                                                               |     20|\n",
      "|251   |  layer7_out_V_data_9_V_U                                                                      |fifo_w16_d16_A_86                                                                         |     40|\n",
      "|252   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg                                                                   |     20|\n",
      "|253   |  layer9_out_V_data_0_V_U                                                                      |fifo_w16_d1_A_87                                                                          |     28|\n",
      "|254   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_170                                                                |     17|\n",
      "|255   |  layer9_out_V_data_1_V_U                                                                      |fifo_w16_d1_A_88                                                                          |     28|\n",
      "|256   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_169                                                                |     17|\n",
      "|257   |  layer9_out_V_data_2_V_U                                                                      |fifo_w16_d1_A_89                                                                          |     28|\n",
      "|258   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_168                                                                |     17|\n",
      "|259   |  layer9_out_V_data_3_V_U                                                                      |fifo_w16_d1_A_90                                                                          |     28|\n",
      "|260   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_167                                                                |     17|\n",
      "|261   |  layer9_out_V_data_4_V_U                                                                      |fifo_w16_d1_A_91                                                                          |     29|\n",
      "|262   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_166                                                                |     18|\n",
      "|263   |  layer9_out_V_data_5_V_U                                                                      |fifo_w16_d1_A_92                                                                          |     32|\n",
      "|264   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_165                                                                |     17|\n",
      "|265   |  layer9_out_V_data_6_V_U                                                                      |fifo_w16_d1_A_93                                                                          |     28|\n",
      "|266   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_164                                                                |     17|\n",
      "|267   |  layer9_out_V_data_7_V_U                                                                      |fifo_w16_d1_A_94                                                                          |     28|\n",
      "|268   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_163                                                                |     17|\n",
      "|269   |  layer9_out_V_data_8_V_U                                                                      |fifo_w16_d1_A_95                                                                          |     29|\n",
      "|270   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_162                                                                |     18|\n",
      "|271   |  layer9_out_V_data_9_V_U                                                                      |fifo_w16_d1_A_96                                                                          |     29|\n",
      "|272   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg                                                                    |     17|\n",
      "|273   |  pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_U0                       |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s                     |   2364|\n",
      "|274   |    line_buffer_Array_V_3_0_0_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi          |     32|\n",
      "|275   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__1  |     32|\n",
      "|276   |    line_buffer_Array_V_3_0_1_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_155      |     32|\n",
      "|277   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__2  |     32|\n",
      "|278   |    line_buffer_Array_V_3_0_2_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_156      |     32|\n",
      "|279   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__3  |     32|\n",
      "|280   |    line_buffer_Array_V_3_0_3_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_157      |     32|\n",
      "|281   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__4  |     32|\n",
      "|282   |    line_buffer_Array_V_3_0_4_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_158      |     32|\n",
      "|283   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__5  |     32|\n",
      "|284   |    line_buffer_Array_V_3_0_5_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_159      |     32|\n",
      "|285   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__6  |     32|\n",
      "|286   |    line_buffer_Array_V_3_0_6_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_160      |     38|\n",
      "|287   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core__7  |     32|\n",
      "|288   |    line_buffer_Array_V_3_0_7_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_161      |     32|\n",
      "|289   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufYi_core     |     32|\n",
      "|290   |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0                                  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s                                |   3965|\n",
      "|291   |    line_buffer_Array_V_2_0_0_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq          |     16|\n",
      "|292   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__1  |     16|\n",
      "|293   |    line_buffer_Array_V_2_0_10_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_125      |     16|\n",
      "|294   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__11 |     16|\n",
      "|295   |    line_buffer_Array_V_2_0_11_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_126      |     16|\n",
      "|296   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__12 |     16|\n",
      "|297   |    line_buffer_Array_V_2_0_12_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_127      |     16|\n",
      "|298   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__13 |     16|\n",
      "|299   |    line_buffer_Array_V_2_0_13_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_128      |     16|\n",
      "|300   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__14 |     16|\n",
      "|301   |    line_buffer_Array_V_2_0_14_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_129      |     18|\n",
      "|302   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__15 |     16|\n",
      "|303   |    line_buffer_Array_V_2_0_15_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_130      |     16|\n",
      "|304   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core     |     16|\n",
      "|305   |    line_buffer_Array_V_2_0_1_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_131      |     16|\n",
      "|306   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__2  |     16|\n",
      "|307   |    line_buffer_Array_V_2_0_2_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_132      |     16|\n",
      "|308   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__3  |     16|\n",
      "|309   |    line_buffer_Array_V_2_0_3_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_133      |     16|\n",
      "|310   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__4  |     16|\n",
      "|311   |    line_buffer_Array_V_2_0_4_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_134      |     16|\n",
      "|312   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__5  |     16|\n",
      "|313   |    line_buffer_Array_V_2_0_5_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_135      |     16|\n",
      "|314   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__6  |     16|\n",
      "|315   |    line_buffer_Array_V_2_0_6_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_136      |     16|\n",
      "|316   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__7  |     16|\n",
      "|317   |    line_buffer_Array_V_2_0_7_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_137      |     16|\n",
      "|318   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__8  |     16|\n",
      "|319   |    line_buffer_Array_V_2_0_8_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_138      |     16|\n",
      "|320   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__9  |     16|\n",
      "|321   |    line_buffer_Array_V_2_0_9_U                                                                |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_139      |     16|\n",
      "|322   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_s_line_buffer_Array_Thq_core__10 |     16|\n",
      "|323   |    myproject_mux_42_16_1_1_U111                                                               |myproject_mux_42_16_1_1                                                                   |     16|\n",
      "|324   |    myproject_mux_42_16_1_1_U112                                                               |myproject_mux_42_16_1_1_140                                                               |     16|\n",
      "|325   |    myproject_mux_42_16_1_1_U113                                                               |myproject_mux_42_16_1_1_141                                                               |     16|\n",
      "|326   |    myproject_mux_42_16_1_1_U114                                                               |myproject_mux_42_16_1_1_142                                                               |     16|\n",
      "|327   |    myproject_mux_42_16_1_1_U115                                                               |myproject_mux_42_16_1_1_143                                                               |     16|\n",
      "|328   |    myproject_mux_42_16_1_1_U116                                                               |myproject_mux_42_16_1_1_144                                                               |     16|\n",
      "|329   |    myproject_mux_42_16_1_1_U117                                                               |myproject_mux_42_16_1_1_145                                                               |     16|\n",
      "|330   |    myproject_mux_42_16_1_1_U118                                                               |myproject_mux_42_16_1_1_146                                                               |     16|\n",
      "|331   |    myproject_mux_42_16_1_1_U119                                                               |myproject_mux_42_16_1_1_147                                                               |     16|\n",
      "|332   |    myproject_mux_42_16_1_1_U120                                                               |myproject_mux_42_16_1_1_148                                                               |     16|\n",
      "|333   |    myproject_mux_42_16_1_1_U121                                                               |myproject_mux_42_16_1_1_149                                                               |     16|\n",
      "|334   |    myproject_mux_42_16_1_1_U122                                                               |myproject_mux_42_16_1_1_150                                                               |     16|\n",
      "|335   |    myproject_mux_42_16_1_1_U123                                                               |myproject_mux_42_16_1_1_151                                                               |     16|\n",
      "|336   |    myproject_mux_42_16_1_1_U124                                                               |myproject_mux_42_16_1_1_152                                                               |     16|\n",
      "|337   |    myproject_mux_42_16_1_1_U125                                                               |myproject_mux_42_16_1_1_153                                                               |     16|\n",
      "|338   |    myproject_mux_42_16_1_1_U126                                                               |myproject_mux_42_16_1_1_154                                                               |     16|\n",
      "|339   |  relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_U0                       |relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s                     |    345|\n",
      "|340   |  relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0                        |relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_s                      |    876|\n",
      "|341   |  relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0                          |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s                        |    476|\n",
      "|342   |  softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0                              |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s                            |   2687|\n",
      "|343   |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_184           |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s                     |   2059|\n",
      "|344   |      exp_table3_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0          |    106|\n",
      "|345   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0_rom_U |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tab9j0_rom      |    106|\n",
      "|346   |      grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484                     |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s                                 |    254|\n",
      "|347   |        myproject_mux_104_18_1_1_U504                                                          |myproject_mux_104_18_1_1                                                                  |     17|\n",
      "|348   |        myproject_mux_104_18_1_1_U506                                                          |myproject_mux_104_18_1_1_124                                                              |     17|\n",
      "|349   |      invert_table4_U                                                                          |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak          |     17|\n",
      "|350   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak_rom_U |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_bak_rom      |     17|\n",
      "|351   |    regslice_both_res_V_data_0_V_U                                                             |regslice_both                                                                             |     60|\n",
      "|352   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_122                                                                   |     34|\n",
      "|353   |      obuf_inst                                                                                |xil_defaultlib_obuf_123                                                                   |     20|\n",
      "|354   |    regslice_both_res_V_data_1_V_U                                                             |regslice_both_97                                                                          |     58|\n",
      "|355   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_120                                                                   |     34|\n",
      "|356   |      obuf_inst                                                                                |xil_defaultlib_obuf_121                                                                   |     20|\n",
      "|357   |    regslice_both_res_V_data_2_V_U                                                             |regslice_both_98                                                                          |     59|\n",
      "|358   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_118                                                                   |     34|\n",
      "|359   |      obuf_inst                                                                                |xil_defaultlib_obuf_119                                                                   |     20|\n",
      "|360   |    regslice_both_res_V_data_3_V_U                                                             |regslice_both_99                                                                          |     59|\n",
      "|361   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_116                                                                   |     34|\n",
      "|362   |      obuf_inst                                                                                |xil_defaultlib_obuf_117                                                                   |     20|\n",
      "|363   |    regslice_both_res_V_data_4_V_U                                                             |regslice_both_100                                                                         |     58|\n",
      "|364   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_114                                                                   |     34|\n",
      "|365   |      obuf_inst                                                                                |xil_defaultlib_obuf_115                                                                   |     20|\n",
      "|366   |    regslice_both_res_V_data_5_V_U                                                             |regslice_both_101                                                                         |     60|\n",
      "|367   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_112                                                                   |     34|\n",
      "|368   |      obuf_inst                                                                                |xil_defaultlib_obuf_113                                                                   |     20|\n",
      "|369   |    regslice_both_res_V_data_6_V_U                                                             |regslice_both_102                                                                         |     63|\n",
      "|370   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_110                                                                   |     34|\n",
      "|371   |      obuf_inst                                                                                |xil_defaultlib_obuf_111                                                                   |     20|\n",
      "|372   |    regslice_both_res_V_data_7_V_U                                                             |regslice_both_103                                                                         |     60|\n",
      "|373   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_108                                                                   |     34|\n",
      "|374   |      obuf_inst                                                                                |xil_defaultlib_obuf_109                                                                   |     20|\n",
      "|375   |    regslice_both_res_V_data_8_V_U                                                             |regslice_both_104                                                                         |     59|\n",
      "|376   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_106                                                                   |     34|\n",
      "|377   |      obuf_inst                                                                                |xil_defaultlib_obuf_107                                                                   |     20|\n",
      "|378   |    regslice_both_res_V_data_9_V_U                                                             |regslice_both_105                                                                         |     59|\n",
      "|379   |      ibuf_inst                                                                                |xil_defaultlib_ibuf                                                                       |     34|\n",
      "|380   |      obuf_inst                                                                                |xil_defaultlib_obuf                                                                       |     20|\n",
      "|381   |  start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U            |start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config5_U0           |     11|\n",
      "|382   |  start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0_U               |start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config11_U0              |     11|\n",
      "|383   |  start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U                |start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_10u_config9_U0               |     12|\n",
      "|384   |  start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk_U           |start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config4bbk          |     12|\n",
      "|385   |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0_U                      |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config7_U0                     |     13|\n",
      "|386   |  start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck_U           |start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10bck          |     12|\n",
      "|387   |  start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0_U            |start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config6_U0           |     12|\n",
      "|388   |  start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0_U              |start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0             |     12|\n",
      "|389   |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0_U                  |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0                 |     11|\n",
      "+------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:05:10 ; elapsed = 00:05:11 . Memory (MB): peak = 3094.402 ; gain = 1577.148 ; free physical = 1225 ; free virtual = 95386\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 621 warnings.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Synthesis Optimization Runtime : Time (s): cpu = 00:05:12 ; elapsed = 00:05:15 . Memory (MB): peak = 3098.312 ; gain = 1581.059 ; free physical = 6569 ; free virtual = 101012\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:05:12 ; elapsed = 00:05:15 . Memory (MB): peak = 3098.312 ; gain = 1581.059 ; free physical = 6576 ; free virtual = 101015\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3098.312 ; gain = 0.000 ; free physical = 6390 ; free virtual = 100875\n",
      "INFO: [Netlist 29-17] Analyzing 7781 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3184.988 ; gain = 0.000 ; free physical = 6267 ; free virtual = 100790\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 39 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instance \n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances\n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 30 instances\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "695 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:05:31 ; elapsed = 00:05:44 . Memory (MB): peak = 3184.988 ; gain = 1690.660 ; free physical = 6500 ; free virtual = 101025\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 18:08:28 2023...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h6m2s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 849.03 seconds; peak allocated memory: 1.113 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Fri Jul  7 18:08:39 2023...\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '4.375',\n",
       "  'BestLatency': '139310',\n",
       "  'WorstLatency': '139311',\n",
       "  'IntervalMin': '1570',\n",
       "  'IntervalMax': '137202',\n",
       "  'BRAM_18K': '62',\n",
       "  'DSP': '8',\n",
       "  'FF': '77805',\n",
       "  'LUT': '126764',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '624',\n",
       "  'AvailableDSP': '1728',\n",
       "  'AvailableFF': '460800',\n",
       "  'AvailableLUT': '230400',\n",
       "  'AvailableURAM': '96'},\n",
       " 'VivadoSynthReport': {'LUT': '83228',\n",
       "  'FF': '63730',\n",
       "  'BRAM_18K': '15',\n",
       "  'URAM': '0',\n",
       "  'DSP48E': '8'}}"
      ]
     },
     "execution_count": 34,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report( 'model_1/hls4ml_prj')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def getReports(indir):\n",
    "    data_ = {}\n",
    "\n",
    "    report_vsynth = Path('{}/vivado_synth.rpt'.format(indir))\n",
    "    report_csynth = Path('{}/myproject_prj/solution1/syn/report/myproject_csynth.rpt'.format(indir))\n",
    "\n",
    "    if report_vsynth.is_file() and report_csynth.is_file():\n",
    "        print('Found valid vsynth and synth in {}! Fetching numbers'.format(indir))\n",
    "\n",
    "        # Get the resources from the logic synthesis report\n",
    "        with report_vsynth.open() as report:\n",
    "            lines = np.array(report.readlines())\n",
    "            data_['lut'] = int(lines[np.array(['CLB LUTs*' in line for line in lines])][0].split('|')[2])\n",
    "            data_['ff'] = int(lines[np.array(['CLB Registers' in line for line in lines])][0].split('|')[2])\n",
    "            data_['bram'] = float(lines[np.array(['Block RAM Tile' in line for line in lines])][0].split('|')[2])\n",
    "            data_['dsp'] = int(lines[np.array(['DSPs' in line for line in lines])][0].split('|')[2])\n",
    "            data_['lut_rel'] = float(lines[np.array(['CLB LUTs*' in line for line in lines])][0].split('|')[5])\n",
    "            data_['ff_rel'] = float(lines[np.array(['CLB Registers' in line for line in lines])][0].split('|')[5])\n",
    "            data_['bram_rel'] = float(lines[np.array(['Block RAM Tile' in line for line in lines])][0].split('|')[5])\n",
    "            data_['dsp_rel'] = float(lines[np.array(['DSPs' in line for line in lines])][0].split('|')[5])\n",
    "\n",
    "        with report_csynth.open() as report:\n",
    "            lines = np.array(report.readlines())\n",
    "            lat_line = lines[np.argwhere(np.array(['Latency (cycles)' in line for line in lines])).flatten()[0] + 3]\n",
    "            data_['latency_clks'] = int(lat_line.split('|')[2])\n",
    "            data_['latency_mus'] = float(lat_line.split('|')[2]) * 5.0 / 1000.0\n",
    "            data_['latency_ii'] = int(lat_line.split('|')[6])\n",
    "\n",
    "    return data_"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pathlib import Path\n",
    "import pprint\n",
    "\n",
    "data_pruned_ref = getReports('pruned_cnn')\n",
    "data_quantized_pruned = getReports('quantized_pruned_cnn')\n",
    "\n",
    "print(\"\\n Resource usage and latency: Pruned\")\n",
    "pprint.pprint(data_pruned_ref)\n",
    "print(\"\\n Resource usage and latency: Pruned + quantized\")\n",
    "pprint.pprint(data_quantized_pruned)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#////////////////////////////////////////////////////////////////End"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "predictions_one_hot = loaded_model.predict([x_test_normalized])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "print('predictions_one_hot:', predictions_one_hot.shape)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Each prediction consists of 10 probabilities (one for each number from `0` to `9`). We need to pick the digit with the highest probability since this would be a digit that our model most confident with."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Predictions in form of one-hot vectors (arrays of probabilities).\n",
    "pd.DataFrame(predictions_one_hot)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Let's extract predictions with highest probabilites and detect what digits have been actually recognized.\n",
    "predictions = np.argmax(predictions_one_hot, axis=1)\n",
    "pd.DataFrame(predictions)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "So our model is predicting that the first example from the test set is `7`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "print(predictions[0])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's print the first image from a test set to see if model's prediction is correct."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "plt.imshow(x_test_normalized[0].reshape((IMAGE_WIDTH, IMAGE_HEIGHT)), cmap=plt.cm.binary)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We see that our model made a correct prediction and it successfully recognized digit `7`. Let's print some more test examples and correspondent predictions to see how model performs and where it does mistakes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "numbers_to_display = 196\n",
    "num_cells = math.ceil(math.sqrt(numbers_to_display))\n",
    "plt.figure(figsize=(15, 15))\n",
    "\n",
    "for plot_index in range(numbers_to_display):    \n",
    "    predicted_label = predictions[plot_index]\n",
    "    plt.xticks([])\n",
    "    plt.yticks([])\n",
    "    plt.grid(False)\n",
    "    color_map = 'Greens' if predicted_label == y_test[plot_index] else 'Reds'\n",
    "    plt.subplot(num_cells, num_cells, plot_index + 1)\n",
    "    plt.imshow(x_test_normalized[plot_index].reshape((IMAGE_WIDTH, IMAGE_HEIGHT)), cmap=color_map)\n",
    "    plt.xlabel(predicted_label)\n",
    "\n",
    "plt.subplots_adjust(hspace=1, wspace=0.5)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Plotting a confusion matrix\n",
    "\n",
    "[Confusion matrix](https://en.wikipedia.org/wiki/Confusion_matrix) shows what numbers are recognized well by the model and what numbers the model usually confuses to recognize correctly. You may see that the model performs really well but sometimes (28 times out of 10000) it may confuse number `5` with `3` or number `2` with `3`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "confusion_matrix = tf.math.confusion_matrix(y_test, predictions)\n",
    "f, ax = plt.subplots(figsize=(9, 7))\n",
    "sn.heatmap(\n",
    "    confusion_matrix,\n",
    "    annot=True,\n",
    "    linewidths=.5,\n",
    "    fmt=\"d\",\n",
    "    square=True,\n",
    "    ax=ax\n",
    ")\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Debugging the model with TensorBoard\n",
    "\n",
    "[TensorBoard](https://www.tensorflow.org/tensorboard) is a tool for providing the measurements and visualizations needed during the machine learning workflow. It enables tracking experiment metrics like loss and accuracy, visualizing the model graph, projecting embeddings to a lower dimensional space, and much more."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": false
   },
   "outputs": [],
   "source": [
    "%tensorboard --logdir .logs/fit"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Converting the model to web-format\n",
    "\n",
    "To use this model on the web we need to convert it into the format that will be understandable by [tensorflowjs](https://www.tensorflow.org/js). To do so we may use [tfjs-converter](https://github.com/tensorflow/tfjs/tree/master/tfjs-converter) as following:\n",
    "\n",
    "```\n",
    "tensorflowjs_converter --input_format keras \\\n",
    "  ./experiments/digits_recognition_cnn/digits_recognition_cnn.h5 \\\n",
    "  ./demos/public/models/digits_recognition_cnn\n",
    "```\n",
    "\n",
    "You find this experiment in the [Demo app](https://trekhleb.github.io/machine-learning-experiments) and play around with it right in you browser to see how the model performs in real life."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
