// Seed: 3501302002
`timescale 1ps / 1 ps
module module_0;
  logic id_1, id_2;
  assign id_0 = id_0 ? 1 : 1;
endmodule
