<dec f='dpdk/lib/librte_cryptodev/rte_crypto_sym.h' l='118' type='uint16_t'/>
<dec f='dpdk/lib/librte_cryptodev/rte_crypto_sym.h' l='178' type='uint16_t'/>
<use f='dpdk/app/test-crypto-perf/cperf_ops.c' l='497' u='w' c='cperf_create_session'/>
<use f='dpdk/app/test-crypto-perf/cperf_ops.c' l='499' u='w' c='cperf_create_session'/>
<use f='dpdk/app/test-crypto-perf/cperf_ops.c' l='503' u='w' c='cperf_create_session'/>
<use f='dpdk/app/test-crypto-perf/cperf_ops.c' l='504' u='w' c='cperf_create_session'/>
<use f='dpdk/app/test-crypto-perf/cperf_ops.c' l='554' u='w' c='cperf_create_session'/>
<use f='dpdk/app/test-crypto-perf/cperf_ops.c' l='556' u='w' c='cperf_create_session'/>
<use f='dpdk/app/test-crypto-perf/cperf_ops.c' l='560' u='w' c='cperf_create_session'/>
<use f='dpdk/app/test-crypto-perf/cperf_ops.c' l='561' u='w' c='cperf_create_session'/>
<offset>16</offset>
<doc f='dpdk/lib/librte_cryptodev/rte_crypto_sym.h' l='118'>/**&lt; key length in bytes */</doc>
<doc f='dpdk/lib/librte_cryptodev/rte_crypto_sym.h' l='148'>/**&lt; Starting point for Initialisation Vector or Counter,
		 * specified as number of bytes from start of crypto
		 * operation (rte_crypto_op).
		 *
		 * - For block ciphers in CBC or F8 mode, or for KASUMI
		 * in F8 mode, or for SNOW 3G in UEA2 mode, this is the
		 * Initialisation Vector (IV) value.
		 *
		 * - For block ciphers in CTR mode, this is the counter.
		 *
		 * - For GCM mode, this is either the IV (if the length
		 * is 96 bits) or J0 (for other sizes), where J0 is as
		 * defined by NIST SP800-38D. Regardless of the IV
		 * length, a full 16 bytes needs to be allocated.
		 *
		 * - For CCM mode, the first byte is reserved, and the
		 * nonce should be written starting at &amp;iv[1] (to allow
		 * space for the implementation to write in the flags
		 * in the first byte). Note that a full 16 bytes should
		 * be allocated, even though the length field will
		 * have a value less than this. Note that the PMDs may
		 * modify the memory reserved (the first byte and the
		 * final padding)
		 *
		 * - For AES-XTS, this is the 128bit tweak, i, from
		 * IEEE Std 1619-2007.
		 *
		 * For optimum performance, the data pointed to SHOULD
		 * be 8-byte aligned.
		 */</doc>
<use f='dpdk/drivers/crypto/virtio/virtio_cryptodev.c' l='1158' u='r' c='virtio_crypto_sym_pad_cipher_param'/>
<use f='dpdk/drivers/crypto/virtio/virtio_cryptodev.c' l='1244' u='r' c='virtio_crypto_sym_pad_op_ctrl_req'/>
