

================================================================
== Vitis HLS Report for 'get_delta_matrix_weights3'
================================================================
* Date:           Wed Jul  2 18:04:21 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      961|      961|  7.688 us|  7.688 us|  961|  961|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_delta_matrix_weights3_loop1     |      960|      960|        15|          -|          -|    64|        no|
        | + get_delta_matrix_weights3_loop1_1  |       12|       12|         4|          -|          -|     3|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:123]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/BACKPROP/temp/directives.tcl:43]   --->   Operation 9 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read28 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 10 'read' 'p_read28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read17 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 11 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_9 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 12 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln123 = store i7 0, i7 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:123]   --->   Operation 13 'store' 'store_ln123' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln125 = br void %get_delta_matrix_weights3_loop1_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 14 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_29 = load i7 %i"   --->   Operation 15 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%icmp_ln125 = icmp_eq  i7 %i_29, i7 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 16 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln125 = add i7 %i_29, i7 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 17 'add' 'add_ln125' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %get_delta_matrix_weights3_loop1_1.split, void %for.end11" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 18 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i7 %i_29" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 19 'zext' 'zext_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%last_activations_addr = getelementptr i64 %last_activations, i64 0, i64 %zext_ln125" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 20 'getelementptr' 'last_activations_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.71ns)   --->   "%last_activations_load = load i6 %last_activations_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 21 'load' 'last_activations_load' <Predicate = (!icmp_ln125)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:133]   --->   Operation 22 'ret' 'ret_ln133' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i7 %i_29" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 23 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:126]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:132]   --->   Operation 25 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.71ns)   --->   "%last_activations_load = load i6 %last_activations_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 26 'load' 'last_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_29"   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty, i2 0"   --->   Operation 28 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.70ns)   --->   "%empty_52 = sub i8 %p_shl, i8 %zext_ln125_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 29 'sub' 'empty_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln128 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:128]   --->   Operation 30 'br' 'br_ln128' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 4.92>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln128, void %for.inc.split, i2 0, void %get_delta_matrix_weights3_loop1_1.split" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.43ns)   --->   "%icmp_ln128 = icmp_eq  i2 %j, i2 3" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:128]   --->   Operation 32 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.43ns)   --->   "%add_ln128 = add i2 %j, i2 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:128]   --->   Operation 33 'add' 'add_ln128' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc.split, void %for.inc9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:128]   --->   Operation 34 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i2 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:128]   --->   Operation 35 'zext' 'zext_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.41ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_9, i64 %p_read17, i64 %p_read28, i2 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 36 'mux' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [4/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %tmp" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 37 'dmul' 'mul' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln130 = add i8 %zext_ln128, i8 %empty_52" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 38 'add' 'add_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln123 = store i7 %add_ln125, i7 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:123]   --->   Operation 39 'store' 'store_ln123' <Predicate = (icmp_ln128)> <Delay = 0.38>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln125 = br void %get_delta_matrix_weights3_loop1_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:125]   --->   Operation 40 'br' 'br_ln125' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 41 [3/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %tmp" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 41 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 42 [2/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %tmp" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 42 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:129]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:131]   --->   Operation 44 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %tmp" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 45 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i8 %add_ln130" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 46 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%delta_weights3_addr = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln130" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 47 'getelementptr' 'delta_weights3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.20ns)   --->   "%store_ln130 = store i64 %mul, i8 %delta_weights3_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:130]   --->   Operation 48 'store' 'store_ln130' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:128]   --->   Operation 49 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delta_weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01111111]
specpipeline_ln43       (specpipeline     ) [ 00000000]
p_read28                (read             ) [ 00111111]
p_read17                (read             ) [ 00111111]
p_read_9                (read             ) [ 00111111]
store_ln123             (store            ) [ 00000000]
br_ln125                (br               ) [ 00000000]
i_29                    (load             ) [ 00010000]
icmp_ln125              (icmp             ) [ 00111111]
add_ln125               (add              ) [ 00011111]
br_ln125                (br               ) [ 00000000]
zext_ln125              (zext             ) [ 00000000]
last_activations_addr   (getelementptr    ) [ 00010000]
ret_ln133               (ret              ) [ 00000000]
zext_ln125_1            (zext             ) [ 00000000]
speclooptripcount_ln126 (speclooptripcount) [ 00000000]
specloopname_ln132      (specloopname     ) [ 00000000]
last_activations_load   (load             ) [ 00001111]
empty                   (trunc            ) [ 00000000]
p_shl                   (bitconcatenate   ) [ 00000000]
empty_52                (sub              ) [ 00001111]
br_ln128                (br               ) [ 00111111]
j                       (phi              ) [ 00001000]
icmp_ln128              (icmp             ) [ 00111111]
add_ln128               (add              ) [ 00111111]
br_ln128                (br               ) [ 00000000]
zext_ln128              (zext             ) [ 00000000]
tmp                     (mux              ) [ 00000111]
add_ln130               (add              ) [ 00000111]
store_ln123             (store            ) [ 00000000]
br_ln125                (br               ) [ 00000000]
speclooptripcount_ln129 (speclooptripcount) [ 00000000]
specloopname_ln131      (specloopname     ) [ 00000000]
mul                     (dmul             ) [ 00000000]
zext_ln130              (zext             ) [ 00000000]
delta_weights3_addr     (getelementptr    ) [ 00000000]
store_ln130             (store            ) [ 00000000]
br_ln128                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delta_weights3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_weights3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_activations">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read28_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read28/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read17_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read17/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_9_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="last_activations_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="last_activations_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_activations_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="delta_weights3_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delta_weights3_addr/7 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln130_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/7 "/>
</bind>
</comp>

<comp id="98" class="1005" name="j_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="1"/>
<pin id="100" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="1"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln123_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_29_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="1"/>
<pin id="121" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_29/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln125_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="7" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln125_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln125_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln125_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="empty_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="144" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_shl_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="empty_52_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_52/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln128_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln128_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln128_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="3"/>
<pin id="178" dir="0" index="2" bw="64" slack="3"/>
<pin id="179" dir="0" index="3" bw="64" slack="3"/>
<pin id="180" dir="0" index="4" bw="2" slack="0"/>
<pin id="181" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln130_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="1"/>
<pin id="188" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln123_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="2"/>
<pin id="192" dir="0" index="1" bw="7" slack="3"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln130_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="3"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_read28_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="3"/>
<pin id="207" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_read28 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_read17_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="3"/>
<pin id="212" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_read17 "/>
</bind>
</comp>

<comp id="215" class="1005" name="p_read_9_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="3"/>
<pin id="217" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="226" class="1005" name="add_ln125_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="2"/>
<pin id="228" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln125 "/>
</bind>
</comp>

<comp id="231" class="1005" name="last_activations_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="last_activations_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="last_activations_load_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="last_activations_load "/>
</bind>
</comp>

<comp id="241" class="1005" name="empty_52_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_52 "/>
</bind>
</comp>

<comp id="249" class="1005" name="add_ln128_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln128 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="259" class="1005" name="add_ln130_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="3"/>
<pin id="261" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="109" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="119" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="119" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="142" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="139" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="102" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="102" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="102" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="102" pin="4"/><net_sink comp="175" pin=4"/></net>

<net id="184"><net_src comp="175" pin="5"/><net_sink comp="109" pin=1"/></net>

<net id="189"><net_src comp="171" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="201"><net_src comp="50" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="208"><net_src comp="54" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="213"><net_src comp="60" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="218"><net_src comp="66" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="229"><net_src comp="128" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="234"><net_src comp="72" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="239"><net_src comp="79" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="244"><net_src comp="153" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="252"><net_src comp="165" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="257"><net_src comp="175" pin="5"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="262"><net_src comp="185" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="194" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delta_weights3 | {7 }
 - Input state : 
	Port: get_delta_matrix_weights3 : p_read | {1 }
	Port: get_delta_matrix_weights3 : p_read1 | {1 }
	Port: get_delta_matrix_weights3 : p_read2 | {1 }
	Port: get_delta_matrix_weights3 : last_activations | {2 3 }
  - Chain level:
	State 1
		store_ln123 : 1
	State 2
		icmp_ln125 : 1
		add_ln125 : 1
		br_ln125 : 2
		zext_ln125 : 1
		last_activations_addr : 2
		last_activations_load : 3
	State 3
		p_shl : 1
		empty_52 : 2
	State 4
		icmp_ln128 : 1
		add_ln128 : 1
		br_ln128 : 2
		zext_ln128 : 1
		tmp : 1
		mul : 2
		add_ln130 : 2
	State 5
	State 6
	State 7
		delta_weights3_addr : 1
		store_ln130 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   dmul   |      grp_fu_109     |    8    |   275   |   108   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln125_fu_128  |    0    |    0    |    14   |
|    add   |   add_ln128_fu_165  |    0    |    0    |    9    |
|          |   add_ln130_fu_185  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln125_fu_122  |    0    |    0    |    14   |
|          |  icmp_ln128_fu_159  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|    sub   |   empty_52_fu_153   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_175     |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          | p_read28_read_fu_54 |    0    |    0    |    0    |
|   read   | p_read17_read_fu_60 |    0    |    0    |    0    |
|          | p_read_9_read_fu_66 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln125_fu_134  |    0    |    0    |    0    |
|   zext   | zext_ln125_1_fu_139 |    0    |    0    |    0    |
|          |  zext_ln128_fu_171  |    0    |    0    |    0    |
|          |  zext_ln130_fu_194  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |     empty_fu_142    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     p_shl_fu_145    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    8    |   275   |   198   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln125_reg_226      |    7   |
|      add_ln128_reg_249      |    2   |
|      add_ln130_reg_259      |    8   |
|       empty_52_reg_241      |    8   |
|          i_reg_198          |    7   |
|           j_reg_98          |    2   |
|last_activations_addr_reg_231|    6   |
|last_activations_load_reg_236|   64   |
|       p_read17_reg_210      |   64   |
|       p_read28_reg_205      |   64   |
|       p_read_9_reg_215      |   64   |
|         tmp_reg_254         |   64   |
+-----------------------------+--------+
|            Total            |   360  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_109    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   275  |   198  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   360  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   635  |   216  |
+-----------+--------+--------+--------+--------+
