vhdl xil_defaultlib  \
"../../../../DDR_ZC706.srcs/sources_1/ip/mig_7series_nodebug/mig_7series_nodebug/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd" \
"../../../../DDR_ZC706.srcs/sources_1/ip/mig_7series_nodebug/mig_7series_nodebug/user_design/rtl/mig_7series_nodebug_mig_sim.vhd" \
"../../../../DDR_ZC706.srcs/sources_1/ip/mig_7series_nodebug/mig_7series_nodebug/user_design/rtl/mig_7series_nodebug.vhd" \

nosort
