module testbench_8to1;

    reg [7:0] I;
    reg [2:0] s;
    wire y;

    mux_8to1 uut (.I(I), .s(s), .y(y));

    initial begin
        I = 8'b01101101; // Input pattern
        s = 3'b000;      // Initial selection
        #10;
    end

    always #10 s[0] = ~s[0];
    always #20 s[1] = ~s[1];
    always #40 s[2] = ~s[2];
endmodule
