{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393266045037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393266045038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 15:20:44 2014 " "Processing started: Mon Feb 24 15:20:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393266045038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393266045038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off quartus_test -c quartus_test " "Command: quartus_drc --read_settings_files=on --write_settings_files=off quartus_test -c quartus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393266045038 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "quartus_test EP4CE75F23C7 " "Selected device EP4CE75F23C7 for design \"quartus_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1393266045109 ""}
{ "Info" "ISTA_SDC_FOUND" "quartus_test.sdc " "Reading SDC File: 'quartus_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1393266046214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus_test.sdc 27 sysclk port " "Ignored filter at quartus_test.sdc(27): sysclk could not be matched with a port" {  } { { "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/quartus_test.sdc" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/quartus_test.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1393266046232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock quartus_test.sdc 27 Argument <targets> is an empty collection " "Ignored create_clock at quartus_test.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clock_25\" -period 40.000ns \[get_ports \{sysclk\}\] " "create_clock -name \"clock_25\" -period 40.000ns \[get_ports \{sysclk\}\]" {  } { { "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/quartus_test.sdc" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/quartus_test.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1393266046232 ""}  } { { "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/quartus_test.sdc" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/quartus_test.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1393266046232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1393266046233 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1393266046237 "|gate_soft_interface|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1393266046242 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " reset_n " "Node  \"reset_n\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 590 8288 9036 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046414 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1393266046414 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 19 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 19 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rd_en_reg " "Node  \"rd_en_reg\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 899 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[3\]\[31\]~104 " "Node  \"BUFFER_REGS\[3\]\[31\]~104\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1422 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " signal_align:signal_align_1\|reg2 " "Node  \"signal_align:signal_align_1\|reg2\"" {  } { { "../../signal_align.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/signal_align.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 598 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[3\]\[31\]~102 " "Node  \"BUFFER_REGS\[3\]\[31\]~102\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1420 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[0\]\[31\]~2 " "Node  \"BUFFER_REGS\[0\]\[31\]~2\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1320 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[0\]\[31\]~0 " "Node  \"BUFFER_REGS\[0\]\[31\]~0\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1318 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[1\]\[31\]~36 " "Node  \"BUFFER_REGS\[1\]\[31\]~36\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1354 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[1\]\[31\]~34 " "Node  \"BUFFER_REGS\[1\]\[31\]~34\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1352 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[2\]\[31\]~70 " "Node  \"BUFFER_REGS\[2\]\[31\]~70\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1388 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[2\]\[31\]~68 " "Node  \"BUFFER_REGS\[2\]\[31\]~68\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1386 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[7\]\[15\]~240 " "Node  \"BUFFER_REGS\[7\]\[15\]~240\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1558 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[7\]\[15\]~238 " "Node  \"BUFFER_REGS\[7\]\[15\]~238\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1556 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[4\]\[31\]~138 " "Node  \"BUFFER_REGS\[4\]\[31\]~138\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1456 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[4\]\[31\]~136 " "Node  \"BUFFER_REGS\[4\]\[31\]~136\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1454 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[6\]\[0\]~206 " "Node  \"BUFFER_REGS\[6\]\[0\]~206\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1524 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[6\]\[0\]~204 " "Node  \"BUFFER_REGS\[6\]\[0\]~204\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1522 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[5\]\[15\]~172 " "Node  \"BUFFER_REGS\[5\]\[15\]~172\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1490 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[5\]\[15\]~170 " "Node  \"BUFFER_REGS\[5\]\[15\]~170\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1488 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""} { "Info" "IDRC_NODES_INFO" " read_gate_reg " "Node  \"read_gate_reg\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 897 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046417 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1393266046417 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " signal_align:signal_align_1\|reg2 " "Node  \"signal_align:signal_align_1\|reg2\"" {  } { { "../../signal_align.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/signal_align.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 598 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " read_gate_reg " "Node  \"read_gate_reg\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 897 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[0\]\[31\]~0 " "Node  \"BUFFER_REGS\[0\]\[31\]~0\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1318 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[1\]\[31\]~34 " "Node  \"BUFFER_REGS\[1\]\[31\]~34\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1352 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[3\]\[31\]~102 " "Node  \"BUFFER_REGS\[3\]\[31\]~102\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1420 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[2\]\[31\]~68 " "Node  \"BUFFER_REGS\[2\]\[31\]~68\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1386 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[7\]\[15\]~238 " "Node  \"BUFFER_REGS\[7\]\[15\]~238\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1556 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[4\]\[31\]~136 " "Node  \"BUFFER_REGS\[4\]\[31\]~136\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1454 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[6\]\[0\]~204 " "Node  \"BUFFER_REGS\[6\]\[0\]~204\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1522 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[5\]\[15\]~170 " "Node  \"BUFFER_REGS\[5\]\[15\]~170\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1488 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[0\]\[31\]~2 " "Node  \"BUFFER_REGS\[0\]\[31\]~2\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1320 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " rd_en_reg " "Node  \"rd_en_reg\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 899 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[1\]\[31\]~36 " "Node  \"BUFFER_REGS\[1\]\[31\]~36\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1354 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[3\]\[31\]~104 " "Node  \"BUFFER_REGS\[3\]\[31\]~104\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1422 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[2\]\[31\]~70 " "Node  \"BUFFER_REGS\[2\]\[31\]~70\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1388 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[7\]\[15\]~240 " "Node  \"BUFFER_REGS\[7\]\[15\]~240\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1558 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[4\]\[31\]~138 " "Node  \"BUFFER_REGS\[4\]\[31\]~138\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1456 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[6\]\[0\]~206 " "Node  \"BUFFER_REGS\[6\]\[0\]~206\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1524 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[5\]\[15\]~172 " "Node  \"BUFFER_REGS\[5\]\[15\]~172\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 1490 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " wr_en_reg " "Node  \"wr_en_reg\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 898 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " write_gate_reg " "Node  \"write_gate_reg\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 896 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[1\]\[19\] " "Node  \"BUFFER_REGS\[1\]\[19\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 648 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[0\]\[12\] " "Node  \"BUFFER_REGS\[0\]\[12\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 622 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[4\]\[7\] " "Node  \"BUFFER_REGS\[4\]\[7\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 759 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[2\]\[2\] " "Node  \"BUFFER_REGS\[2\]\[2\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 698 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[0\]\[13\] " "Node  \"BUFFER_REGS\[0\]\[13\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 621 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[3\]\[1\] " "Node  \"BUFFER_REGS\[3\]\[1\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 732 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[3\]\[27\] " "Node  \"BUFFER_REGS\[3\]\[27\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 706 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[1\]\[18\] " "Node  \"BUFFER_REGS\[1\]\[18\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 649 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_NODES_INFO" " BUFFER_REGS\[2\]\[3\] " "Node  \"BUFFER_REGS\[2\]\[3\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/mem_interface/quartus_test/" { { 0 { 0 ""} 0 697 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1393266046424 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1 1393266046424 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1393266046424 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "69 1 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 69 information messages and 1 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1 1393266046426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393266046480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 15:20:46 2014 " "Processing ended: Mon Feb 24 15:20:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393266046480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393266046480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393266046480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393266046480 ""}
