// Seed: 2117249893
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wire id_7,
    output wor id_8,
    output wor id_9,
    input wor id_10,
    output supply0 id_11,
    input tri id_12,
    input tri0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    output wire id_16,
    input supply1 id_17
);
  wire id_19;
endmodule
module module_1 #(
    parameter id_18 = 32'd4
) (
    input wand id_0,
    output wand id_1,
    output logic id_2,
    input tri0 id_3,
    input tri0 id_4,
    output logic id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    output wor id_13,
    input tri id_14,
    output tri id_15,
    input supply1 id_16,
    output supply1 id_17,
    input tri0 _id_18,
    output wand id_19
    , id_23,
    input tri1 id_20,
    output wor id_21
);
  wire id_24;
  assign id_21 = -1;
  assign id_15 = id_23;
  wire id_25;
  ;
  always_comb @(posedge 1 - id_6)
    if (-1) disable id_26;
    else begin : LABEL_0
      id_2 <= id_24;
    end
  wire [1 : -1] id_27;
  logic [id_18 : -1 'b0] id_28;
  ;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_1,
      id_11,
      id_12,
      id_4,
      id_16,
      id_14,
      id_15,
      id_21,
      id_9,
      id_1,
      id_4,
      id_20,
      id_20,
      id_1,
      id_15,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_26 = 1;
  assign id_17 = id_12;
  wire id_29;
  always @(-1) begin : LABEL_1
    id_5 <= -1'b0;
    id_5 = id_3;
  end
  wire [1 : 1  ==  id_18] id_30;
endmodule
