(dbSetEEQByLoc "SRAM1R1W1024x32" "CE1" '(
		( ("m" "M2" 263568 0))
		( ("m" "M3" 263568 0))
		( ("m" "M4" 263568 0))
		( ("m" "M5" 263568 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "CSB1" '(
		( ("m" "M2" 252016 0))
		( ("m" "M3" 252016 0))
		( ("m" "M4" 252016 0))
		( ("m" "M5" 252016 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "OEB1" '(
		( ("m" "M2" 240464 0))
		( ("m" "M3" 240464 0))
		( ("m" "M4" 240464 0))
		( ("m" "M5" 240464 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[3]" '(
		( ("m" "M2" 228912 0))
		( ("m" "M3" 228912 0))
		( ("m" "M4" 228912 0))
		( ("m" "M5" 228912 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[2]" '(
		( ("m" "M2" 228608 0))
		( ("m" "M3" 228608 0))
		( ("m" "M4" 228608 0))
		( ("m" "M5" 228608 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[1]" '(
		( ("m" "M2" 228304 0))
		( ("m" "M3" 228304 0))
		( ("m" "M4" 228304 0))
		( ("m" "M5" 228304 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[0]" '(
		( ("m" "M2" 228000 0))
		( ("m" "M3" 228000 0))
		( ("m" "M4" 228000 0))
		( ("m" "M5" 228000 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[7]" '(
		( ("m" "M2" 216448 0))
		( ("m" "M3" 216448 0))
		( ("m" "M4" 216448 0))
		( ("m" "M5" 216448 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[6]" '(
		( ("m" "M2" 216144 0))
		( ("m" "M3" 216144 0))
		( ("m" "M4" 216144 0))
		( ("m" "M5" 216144 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[5]" '(
		( ("m" "M2" 215840 0))
		( ("m" "M3" 215840 0))
		( ("m" "M4" 215840 0))
		( ("m" "M5" 215840 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[4]" '(
		( ("m" "M2" 215536 0))
		( ("m" "M3" 215536 0))
		( ("m" "M4" 215536 0))
		( ("m" "M5" 215536 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[11]" '(
		( ("m" "M2" 203984 0))
		( ("m" "M3" 203984 0))
		( ("m" "M4" 203984 0))
		( ("m" "M5" 203984 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[10]" '(
		( ("m" "M2" 203680 0))
		( ("m" "M3" 203680 0))
		( ("m" "M4" 203680 0))
		( ("m" "M5" 203680 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[9]" '(
		( ("m" "M2" 203376 0))
		( ("m" "M3" 203376 0))
		( ("m" "M4" 203376 0))
		( ("m" "M5" 203376 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[8]" '(
		( ("m" "M2" 203072 0))
		( ("m" "M3" 203072 0))
		( ("m" "M4" 203072 0))
		( ("m" "M5" 203072 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[15]" '(
		( ("m" "M2" 191520 0))
		( ("m" "M3" 191520 0))
		( ("m" "M4" 191520 0))
		( ("m" "M5" 191520 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[14]" '(
		( ("m" "M2" 191216 0))
		( ("m" "M3" 191216 0))
		( ("m" "M4" 191216 0))
		( ("m" "M5" 191216 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[13]" '(
		( ("m" "M2" 190912 0))
		( ("m" "M3" 190912 0))
		( ("m" "M4" 190912 0))
		( ("m" "M5" 190912 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[12]" '(
		( ("m" "M2" 190608 0))
		( ("m" "M3" 190608 0))
		( ("m" "M4" 190608 0))
		( ("m" "M5" 190608 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[19]" '(
		( ("m" "M2" 179056 0))
		( ("m" "M3" 179056 0))
		( ("m" "M4" 179056 0))
		( ("m" "M5" 179056 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[18]" '(
		( ("m" "M2" 178752 0))
		( ("m" "M3" 178752 0))
		( ("m" "M4" 178752 0))
		( ("m" "M5" 178752 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[17]" '(
		( ("m" "M2" 178448 0))
		( ("m" "M3" 178448 0))
		( ("m" "M4" 178448 0))
		( ("m" "M5" 178448 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[16]" '(
		( ("m" "M2" 178144 0))
		( ("m" "M3" 178144 0))
		( ("m" "M4" 178144 0))
		( ("m" "M5" 178144 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[23]" '(
		( ("m" "M2" 166592 0))
		( ("m" "M3" 166592 0))
		( ("m" "M4" 166592 0))
		( ("m" "M5" 166592 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[22]" '(
		( ("m" "M2" 166288 0))
		( ("m" "M3" 166288 0))
		( ("m" "M4" 166288 0))
		( ("m" "M5" 166288 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[21]" '(
		( ("m" "M2" 165984 0))
		( ("m" "M3" 165984 0))
		( ("m" "M4" 165984 0))
		( ("m" "M5" 165984 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[20]" '(
		( ("m" "M2" 165680 0))
		( ("m" "M3" 165680 0))
		( ("m" "M4" 165680 0))
		( ("m" "M5" 165680 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[27]" '(
		( ("m" "M2" 154128 0))
		( ("m" "M3" 154128 0))
		( ("m" "M4" 154128 0))
		( ("m" "M5" 154128 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[26]" '(
		( ("m" "M2" 153824 0))
		( ("m" "M3" 153824 0))
		( ("m" "M4" 153824 0))
		( ("m" "M5" 153824 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[25]" '(
		( ("m" "M2" 153520 0))
		( ("m" "M3" 153520 0))
		( ("m" "M4" 153520 0))
		( ("m" "M5" 153520 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[24]" '(
		( ("m" "M2" 153216 0))
		( ("m" "M3" 153216 0))
		( ("m" "M4" 153216 0))
		( ("m" "M5" 153216 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[31]" '(
		( ("m" "M2" 141664 0))
		( ("m" "M3" 141664 0))
		( ("m" "M4" 141664 0))
		( ("m" "M5" 141664 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[30]" '(
		( ("m" "M2" 141360 0))
		( ("m" "M3" 141360 0))
		( ("m" "M4" 141360 0))
		( ("m" "M5" 141360 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[29]" '(
		( ("m" "M2" 141056 0))
		( ("m" "M3" 141056 0))
		( ("m" "M4" 141056 0))
		( ("m" "M5" 141056 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "O1[28]" '(
		( ("m" "M2" 140752 0))
		( ("m" "M3" 140752 0))
		( ("m" "M4" 140752 0))
		( ("m" "M5" 140752 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[0]" '(
		( ("m" "M2" 278312 58520))
		( ("m" "M3" 278312 58520))
		( ("m" "M4" 278312 58520))
		( ("m" "M5" 278312 58520))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[1]" '(
		( ("m" "M2" 278312 54872))
		( ("m" "M3" 278312 54872))
		( ("m" "M4" 278312 54872))
		( ("m" "M5" 278312 54872))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[2]" '(
		( ("m" "M2" 278312 51224))
		( ("m" "M3" 278312 51224))
		( ("m" "M4" 278312 51224))
		( ("m" "M5" 278312 51224))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[3]" '(
		( ("m" "M2" 278312 47576))
		( ("m" "M3" 278312 47576))
		( ("m" "M4" 278312 47576))
		( ("m" "M5" 278312 47576))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[4]" '(
		( ("m" "M2" 278312 43928))
		( ("m" "M3" 278312 43928))
		( ("m" "M4" 278312 43928))
		( ("m" "M5" 278312 43928))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[5]" '(
		( ("m" "M2" 278312 40280))
		( ("m" "M3" 278312 40280))
		( ("m" "M4" 278312 40280))
		( ("m" "M5" 278312 40280))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[6]" '(
		( ("m" "M2" 278312 36632))
		( ("m" "M3" 278312 36632))
		( ("m" "M4" 278312 36632))
		( ("m" "M5" 278312 36632))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[7]" '(
		( ("m" "M2" 278312 32984))
		( ("m" "M3" 278312 32984))
		( ("m" "M4" 278312 32984))
		( ("m" "M5" 278312 32984))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[8]" '(
		( ("m" "M2" 278312 29336))
		( ("m" "M3" 278312 29336))
		( ("m" "M4" 278312 29336))
		( ("m" "M5" 278312 29336))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A1[9]" '(
		( ("m" "M2" 278312 25688))
		( ("m" "M3" 278312 25688))
		( ("m" "M4" 278312 25688))
		( ("m" "M5" 278312 25688))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "CE2" '(
		( ("m" "M2" 14896 0))
		( ("m" "M3" 14896 0))
		( ("m" "M4" 14896 0))
		( ("m" "M5" 14896 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "CSB2" '(
		( ("m" "M2" 26448 0))
		( ("m" "M3" 26448 0))
		( ("m" "M4" 26448 0))
		( ("m" "M5" 26448 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[0]" '(
		( ("m" "M2" 38000 0))
		( ("m" "M3" 38000 0))
		( ("m" "M4" 38000 0))
		( ("m" "M5" 38000 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[1]" '(
		( ("m" "M2" 38304 0))
		( ("m" "M3" 38304 0))
		( ("m" "M4" 38304 0))
		( ("m" "M5" 38304 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[2]" '(
		( ("m" "M2" 38608 0))
		( ("m" "M3" 38608 0))
		( ("m" "M4" 38608 0))
		( ("m" "M5" 38608 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[3]" '(
		( ("m" "M2" 38912 0))
		( ("m" "M3" 38912 0))
		( ("m" "M4" 38912 0))
		( ("m" "M5" 38912 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[4]" '(
		( ("m" "M2" 50464 0))
		( ("m" "M3" 50464 0))
		( ("m" "M4" 50464 0))
		( ("m" "M5" 50464 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[5]" '(
		( ("m" "M2" 50768 0))
		( ("m" "M3" 50768 0))
		( ("m" "M4" 50768 0))
		( ("m" "M5" 50768 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[6]" '(
		( ("m" "M2" 51072 0))
		( ("m" "M3" 51072 0))
		( ("m" "M4" 51072 0))
		( ("m" "M5" 51072 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[7]" '(
		( ("m" "M2" 51376 0))
		( ("m" "M3" 51376 0))
		( ("m" "M4" 51376 0))
		( ("m" "M5" 51376 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[8]" '(
		( ("m" "M2" 62928 0))
		( ("m" "M3" 62928 0))
		( ("m" "M4" 62928 0))
		( ("m" "M5" 62928 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[9]" '(
		( ("m" "M2" 63232 0))
		( ("m" "M3" 63232 0))
		( ("m" "M4" 63232 0))
		( ("m" "M5" 63232 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[10]" '(
		( ("m" "M2" 63536 0))
		( ("m" "M3" 63536 0))
		( ("m" "M4" 63536 0))
		( ("m" "M5" 63536 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[11]" '(
		( ("m" "M2" 63840 0))
		( ("m" "M3" 63840 0))
		( ("m" "M4" 63840 0))
		( ("m" "M5" 63840 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[12]" '(
		( ("m" "M2" 75392 0))
		( ("m" "M3" 75392 0))
		( ("m" "M4" 75392 0))
		( ("m" "M5" 75392 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[13]" '(
		( ("m" "M2" 75696 0))
		( ("m" "M3" 75696 0))
		( ("m" "M4" 75696 0))
		( ("m" "M5" 75696 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[14]" '(
		( ("m" "M2" 76000 0))
		( ("m" "M3" 76000 0))
		( ("m" "M4" 76000 0))
		( ("m" "M5" 76000 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[15]" '(
		( ("m" "M2" 76304 0))
		( ("m" "M3" 76304 0))
		( ("m" "M4" 76304 0))
		( ("m" "M5" 76304 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[16]" '(
		( ("m" "M2" 87856 0))
		( ("m" "M3" 87856 0))
		( ("m" "M4" 87856 0))
		( ("m" "M5" 87856 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[17]" '(
		( ("m" "M2" 88160 0))
		( ("m" "M3" 88160 0))
		( ("m" "M4" 88160 0))
		( ("m" "M5" 88160 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[18]" '(
		( ("m" "M2" 88464 0))
		( ("m" "M3" 88464 0))
		( ("m" "M4" 88464 0))
		( ("m" "M5" 88464 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[19]" '(
		( ("m" "M2" 88768 0))
		( ("m" "M3" 88768 0))
		( ("m" "M4" 88768 0))
		( ("m" "M5" 88768 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[20]" '(
		( ("m" "M2" 100320 0))
		( ("m" "M3" 100320 0))
		( ("m" "M4" 100320 0))
		( ("m" "M5" 100320 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[21]" '(
		( ("m" "M2" 100624 0))
		( ("m" "M3" 100624 0))
		( ("m" "M4" 100624 0))
		( ("m" "M5" 100624 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[22]" '(
		( ("m" "M2" 100928 0))
		( ("m" "M3" 100928 0))
		( ("m" "M4" 100928 0))
		( ("m" "M5" 100928 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[23]" '(
		( ("m" "M2" 101232 0))
		( ("m" "M3" 101232 0))
		( ("m" "M4" 101232 0))
		( ("m" "M5" 101232 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[24]" '(
		( ("m" "M2" 112784 0))
		( ("m" "M3" 112784 0))
		( ("m" "M4" 112784 0))
		( ("m" "M5" 112784 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[25]" '(
		( ("m" "M2" 113088 0))
		( ("m" "M3" 113088 0))
		( ("m" "M4" 113088 0))
		( ("m" "M5" 113088 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[26]" '(
		( ("m" "M2" 113392 0))
		( ("m" "M3" 113392 0))
		( ("m" "M4" 113392 0))
		( ("m" "M5" 113392 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[27]" '(
		( ("m" "M2" 113696 0))
		( ("m" "M3" 113696 0))
		( ("m" "M4" 113696 0))
		( ("m" "M5" 113696 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[28]" '(
		( ("m" "M2" 125248 0))
		( ("m" "M3" 125248 0))
		( ("m" "M4" 125248 0))
		( ("m" "M5" 125248 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[29]" '(
		( ("m" "M2" 125552 0))
		( ("m" "M3" 125552 0))
		( ("m" "M4" 125552 0))
		( ("m" "M5" 125552 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[30]" '(
		( ("m" "M2" 125856 0))
		( ("m" "M3" 125856 0))
		( ("m" "M4" 125856 0))
		( ("m" "M5" 125856 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "I2[31]" '(
		( ("m" "M2" 126160 0))
		( ("m" "M3" 126160 0))
		( ("m" "M4" 126160 0))
		( ("m" "M5" 126160 0))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[0]" '(
		( ("m" "M2" 0 58520))
		( ("m" "M3" 0 58520))
		( ("m" "M4" 0 58520))
		( ("m" "M5" 0 58520))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[1]" '(
		( ("m" "M2" 0 54872))
		( ("m" "M3" 0 54872))
		( ("m" "M4" 0 54872))
		( ("m" "M5" 0 54872))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[2]" '(
		( ("m" "M2" 0 51224))
		( ("m" "M3" 0 51224))
		( ("m" "M4" 0 51224))
		( ("m" "M5" 0 51224))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[3]" '(
		( ("m" "M2" 0 47576))
		( ("m" "M3" 0 47576))
		( ("m" "M4" 0 47576))
		( ("m" "M5" 0 47576))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[4]" '(
		( ("m" "M2" 0 43928))
		( ("m" "M3" 0 43928))
		( ("m" "M4" 0 43928))
		( ("m" "M5" 0 43928))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[5]" '(
		( ("m" "M2" 0 40280))
		( ("m" "M3" 0 40280))
		( ("m" "M4" 0 40280))
		( ("m" "M5" 0 40280))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[6]" '(
		( ("m" "M2" 0 36632))
		( ("m" "M3" 0 36632))
		( ("m" "M4" 0 36632))
		( ("m" "M5" 0 36632))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[7]" '(
		( ("m" "M2" 0 32984))
		( ("m" "M3" 0 32984))
		( ("m" "M4" 0 32984))
		( ("m" "M5" 0 32984))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[8]" '(
		( ("m" "M2" 0 29336))
		( ("m" "M3" 0 29336))
		( ("m" "M4" 0 29336))
		( ("m" "M5" 0 29336))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "A2[9]" '(
		( ("m" "M2" 0 25688))
		( ("m" "M3" 0 25688))
		( ("m" "M4" 0 25688))
		( ("m" "M5" 0 25688))
		))
(dbSetEEQByLoc "SRAM1R1W1024x32" "WEB2" '(
		( ("m" "M2" 0 16720))
		( ("m" "M3" 0 16720))
		( ("m" "M4" 0 16720))
		( ("m" "M5" 0 16720))
		))
