
pwm_led_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ec0  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  080040c0  080040c0  000050c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042e0  080042e0  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  080042e0  080042e0  000052e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042e8  080042e8  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042e8  080042e8  000052e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080042ec  080042ec  000052ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080042f0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  2000005c  0800434c  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  0800434c  00006430  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc53  00000000  00000000  0000608a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001981  00000000  00000000  00013cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb0  00000000  00000000  00015660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000939  00000000  00000000  00016210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032a14  00000000  00000000  00016b49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f63e  00000000  00000000  0004955d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013e233  00000000  00000000  00058b9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00196dce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003744  00000000  00000000  00196e14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  0019a558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000005c 	.word	0x2000005c
 800021c:	00000000 	.word	0x00000000
 8000220:	080040a8 	.word	0x080040a8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000060 	.word	0x20000060
 800023c:	080040a8 	.word	0x080040a8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <SysTick_Handler>:

extern TIM_HandleTypeDef htim10;
extern TIM_HandleTypeDef htim11;
extern TIM_HandleTypeDef htim12;

void SysTick_Handler(void) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005e4:	f000 fcc0 	bl	8000f68 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005e8:	f000 fe0c 	bl	8001204 <HAL_SYSTICK_IRQHandler>
}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim10);
 80005f4:	4802      	ldr	r0, [pc, #8]	@ (8000600 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80005f6:	f001 fdbd 	bl	8002174 <HAL_TIM_IRQHandler>
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	20000134 	.word	0x20000134

08000604 <TIM1_TRG_COM_TIM11_IRQHandler>:

void TIM1_TRG_COM_TIM11_IRQHandler(void) {
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim11);
 8000608:	4802      	ldr	r0, [pc, #8]	@ (8000614 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800060a:	f001 fdb3 	bl	8002174 <HAL_TIM_IRQHandler>
}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	20000180 	.word	0x20000180

08000618 <TIM8_BRK_TIM12_IRQHandler>:

void TIM8_BRK_TIM12_IRQHandler(void) {
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim12);
 800061c:	4802      	ldr	r0, [pc, #8]	@ (8000628 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800061e:	f001 fda9 	bl	8002174 <HAL_TIM_IRQHandler>
}
 8000622:	bf00      	nop
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	200001cc 	.word	0x200001cc

0800062c <main>:

// Define global message array to be used for transmitting over UART6
char msg[200];


int main() {
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b08c      	sub	sp, #48	@ 0x30
 8000630:	af06      	add	r7, sp, #24

	// Init Hal
	HAL_Init();
 8000632:	f000 fc5c 	bl	8000eee <HAL_Init>
	  memset(&htim12, 0, sizeof(htim12));
 8000636:	224c      	movs	r2, #76	@ 0x4c
 8000638:	2100      	movs	r1, #0
 800063a:	48ae      	ldr	r0, [pc, #696]	@ (80008f4 <main+0x2c8>)
 800063c:	f003 f8ac 	bl	8003798 <memset>
	  memset(&htim10, 0, sizeof(htim10));
 8000640:	224c      	movs	r2, #76	@ 0x4c
 8000642:	2100      	movs	r1, #0
 8000644:	48ac      	ldr	r0, [pc, #688]	@ (80008f8 <main+0x2cc>)
 8000646:	f003 f8a7 	bl	8003798 <memset>
	  memset(&htim11, 0, sizeof(htim11));
 800064a:	224c      	movs	r2, #76	@ 0x4c
 800064c:	2100      	movs	r1, #0
 800064e:	48ab      	ldr	r0, [pc, #684]	@ (80008fc <main+0x2d0>)
 8000650:	f003 f8a2 	bl	8003798 <memset>

	// Configure the System Clock
	SystemClock_Config();
 8000654:	f000 f9f4 	bl	8000a40 <SystemClock_Config>

	// Init UART6 TX to print messages to USER minicom session
	UART6_Init();
 8000658:	f000 fac6 	bl	8000be8 <UART6_Init>

	memset(msg, 0, strlen(msg));
 800065c:	48a8      	ldr	r0, [pc, #672]	@ (8000900 <main+0x2d4>)
 800065e:	f7ff fdef 	bl	8000240 <strlen>
 8000662:	4603      	mov	r3, r0
 8000664:	461a      	mov	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	48a5      	ldr	r0, [pc, #660]	@ (8000900 <main+0x2d4>)
 800066a:	f003 f895 	bl	8003798 <memset>
	sprintf(msg, "\e[1;1H\e[2J");
 800066e:	49a5      	ldr	r1, [pc, #660]	@ (8000904 <main+0x2d8>)
 8000670:	48a3      	ldr	r0, [pc, #652]	@ (8000900 <main+0x2d4>)
 8000672:	f003 f871 	bl	8003758 <siprintf>
	if(HAL_UART_Transmit(&huart6, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY) != HAL_OK) {
 8000676:	48a2      	ldr	r0, [pc, #648]	@ (8000900 <main+0x2d4>)
 8000678:	f7ff fde2 	bl	8000240 <strlen>
 800067c:	4603      	mov	r3, r0
 800067e:	b29a      	uxth	r2, r3
 8000680:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000684:	499e      	ldr	r1, [pc, #632]	@ (8000900 <main+0x2d4>)
 8000686:	48a0      	ldr	r0, [pc, #640]	@ (8000908 <main+0x2dc>)
 8000688:	f002 fb5d 	bl	8002d46 <HAL_UART_Transmit>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <main+0x6a>
		Error_Handler();
 8000692:	f000 fb1d 	bl	8000cd0 <Error_Handler>
	}
	// Initialize GPIO Button
	BTN_GPIO_Init();
 8000696:	f000 fadb 	bl	8000c50 <BTN_GPIO_Init>
	  while(HAL_GPIO_ReadPin(GPIOJ, GPIO_PIN_1) == GPIO_PIN_SET);
 800069a:	bf00      	nop
 800069c:	2102      	movs	r1, #2
 800069e:	489b      	ldr	r0, [pc, #620]	@ (800090c <main+0x2e0>)
 80006a0:	f000 ff6a 	bl	8001578 <HAL_GPIO_ReadPin>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d0f8      	beq.n	800069c <main+0x70>
	  memset(msg, 0, strlen(msg));
 80006aa:	4895      	ldr	r0, [pc, #596]	@ (8000900 <main+0x2d4>)
 80006ac:	f7ff fdc8 	bl	8000240 <strlen>
 80006b0:	4603      	mov	r3, r0
 80006b2:	461a      	mov	r2, r3
 80006b4:	2100      	movs	r1, #0
 80006b6:	4892      	ldr	r0, [pc, #584]	@ (8000900 <main+0x2d4>)
 80006b8:	f003 f86e 	bl	8003798 <memset>
	  sprintf(msg, "\nUse the PWM Mode of the Timer's Output Compare Unit to produce the following PWM Duty Cycles:\n");
 80006bc:	4994      	ldr	r1, [pc, #592]	@ (8000910 <main+0x2e4>)
 80006be:	4890      	ldr	r0, [pc, #576]	@ (8000900 <main+0x2d4>)
 80006c0:	f003 f84a 	bl	8003758 <siprintf>
	  if(HAL_UART_Transmit(&huart6, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY) != HAL_OK) {
 80006c4:	488e      	ldr	r0, [pc, #568]	@ (8000900 <main+0x2d4>)
 80006c6:	f7ff fdbb 	bl	8000240 <strlen>
 80006ca:	4603      	mov	r3, r0
 80006cc:	b29a      	uxth	r2, r3
 80006ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006d2:	498b      	ldr	r1, [pc, #556]	@ (8000900 <main+0x2d4>)
 80006d4:	488c      	ldr	r0, [pc, #560]	@ (8000908 <main+0x2dc>)
 80006d6:	f002 fb36 	bl	8002d46 <HAL_UART_Transmit>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <main+0xb8>
		Error_Handler();
 80006e0:	f000 faf6 	bl	8000cd0 <Error_Handler>
	  }
	  memset(msg, 0, strlen(msg));
 80006e4:	4886      	ldr	r0, [pc, #536]	@ (8000900 <main+0x2d4>)
 80006e6:	f7ff fdab 	bl	8000240 <strlen>
 80006ea:	4603      	mov	r3, r0
 80006ec:	461a      	mov	r2, r3
 80006ee:	2100      	movs	r1, #0
 80006f0:	4883      	ldr	r0, [pc, #524]	@ (8000900 <main+0x2d4>)
 80006f2:	f003 f851 	bl	8003798 <memset>
	  sprintf(msg, "------------------------------------------------------------------\r\n");
 80006f6:	4987      	ldr	r1, [pc, #540]	@ (8000914 <main+0x2e8>)
 80006f8:	4881      	ldr	r0, [pc, #516]	@ (8000900 <main+0x2d4>)
 80006fa:	f003 f82d 	bl	8003758 <siprintf>
	  if(HAL_UART_Transmit(&huart6, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY) != HAL_OK) {
 80006fe:	4880      	ldr	r0, [pc, #512]	@ (8000900 <main+0x2d4>)
 8000700:	f7ff fd9e 	bl	8000240 <strlen>
 8000704:	4603      	mov	r3, r0
 8000706:	b29a      	uxth	r2, r3
 8000708:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800070c:	497c      	ldr	r1, [pc, #496]	@ (8000900 <main+0x2d4>)
 800070e:	487e      	ldr	r0, [pc, #504]	@ (8000908 <main+0x2dc>)
 8000710:	f002 fb19 	bl	8002d46 <HAL_UART_Transmit>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <main+0xf2>
		Error_Handler();
 800071a:	f000 fad9 	bl	8000cd0 <Error_Handler>
	  }
	  memset(msg, 0, strlen(msg));
 800071e:	4878      	ldr	r0, [pc, #480]	@ (8000900 <main+0x2d4>)
 8000720:	f7ff fd8e 	bl	8000240 <strlen>
 8000724:	4603      	mov	r3, r0
 8000726:	461a      	mov	r2, r3
 8000728:	2100      	movs	r1, #0
 800072a:	4875      	ldr	r0, [pc, #468]	@ (8000900 <main+0x2d4>)
 800072c:	f003 f834 	bl	8003798 <memset>
	  sprintf(msg, "\t25%% -> TIM12_Channel2\tLogic_Analyzer D0\n\t40%% -> TIM10_Channel1\tLogic_Analyzer D1\n\t75%% -> TIM11_Channel1\tLogic_Analyzer D2\n\t90%% -> TIM12_Channel1\tLogic_Analyzer D3\n");
 8000730:	4979      	ldr	r1, [pc, #484]	@ (8000918 <main+0x2ec>)
 8000732:	4873      	ldr	r0, [pc, #460]	@ (8000900 <main+0x2d4>)
 8000734:	f003 f810 	bl	8003758 <siprintf>
	  if(HAL_UART_Transmit(&huart6, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY) != HAL_OK) {
 8000738:	4871      	ldr	r0, [pc, #452]	@ (8000900 <main+0x2d4>)
 800073a:	f7ff fd81 	bl	8000240 <strlen>
 800073e:	4603      	mov	r3, r0
 8000740:	b29a      	uxth	r2, r3
 8000742:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000746:	496e      	ldr	r1, [pc, #440]	@ (8000900 <main+0x2d4>)
 8000748:	486f      	ldr	r0, [pc, #444]	@ (8000908 <main+0x2dc>)
 800074a:	f002 fafc 	bl	8002d46 <HAL_UART_Transmit>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <main+0x12c>
		Error_Handler();
 8000754:	f000 fabc 	bl	8000cd0 <Error_Handler>
	  }

	  memset(msg, 0, strlen(msg));
 8000758:	4869      	ldr	r0, [pc, #420]	@ (8000900 <main+0x2d4>)
 800075a:	f7ff fd71 	bl	8000240 <strlen>
 800075e:	4603      	mov	r3, r0
 8000760:	461a      	mov	r2, r3
 8000762:	2100      	movs	r1, #0
 8000764:	4866      	ldr	r0, [pc, #408]	@ (8000900 <main+0x2d4>)
 8000766:	f003 f817 	bl	8003798 <memset>
	  sprintf(msg, "==================================================================\r\n");
 800076a:	496c      	ldr	r1, [pc, #432]	@ (800091c <main+0x2f0>)
 800076c:	4864      	ldr	r0, [pc, #400]	@ (8000900 <main+0x2d4>)
 800076e:	f002 fff3 	bl	8003758 <siprintf>
	  if(HAL_UART_Transmit(&huart6, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY) != HAL_OK) {
 8000772:	4863      	ldr	r0, [pc, #396]	@ (8000900 <main+0x2d4>)
 8000774:	f7ff fd64 	bl	8000240 <strlen>
 8000778:	4603      	mov	r3, r0
 800077a:	b29a      	uxth	r2, r3
 800077c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000780:	495f      	ldr	r1, [pc, #380]	@ (8000900 <main+0x2d4>)
 8000782:	4861      	ldr	r0, [pc, #388]	@ (8000908 <main+0x2dc>)
 8000784:	f002 fadf 	bl	8002d46 <HAL_UART_Transmit>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <main+0x166>
		Error_Handler();
 800078e:	f000 fa9f 	bl	8000cd0 <Error_Handler>
	  }
		// Notify User Timer PWM has been initialized and is just waiting to begin
		memset(msg, 0, strlen(msg));
 8000792:	485b      	ldr	r0, [pc, #364]	@ (8000900 <main+0x2d4>)
 8000794:	f7ff fd54 	bl	8000240 <strlen>
 8000798:	4603      	mov	r3, r0
 800079a:	461a      	mov	r2, r3
 800079c:	2100      	movs	r1, #0
 800079e:	4858      	ldr	r0, [pc, #352]	@ (8000900 <main+0x2d4>)
 80007a0:	f002 fffa 	bl	8003798 <memset>
		sprintf(msg, "\nClick the PWR/START button to being PWM\n");
 80007a4:	495e      	ldr	r1, [pc, #376]	@ (8000920 <main+0x2f4>)
 80007a6:	4856      	ldr	r0, [pc, #344]	@ (8000900 <main+0x2d4>)
 80007a8:	f002 ffd6 	bl	8003758 <siprintf>
		if(HAL_UART_Transmit(&huart6, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY) != HAL_OK) {
 80007ac:	4854      	ldr	r0, [pc, #336]	@ (8000900 <main+0x2d4>)
 80007ae:	f7ff fd47 	bl	8000240 <strlen>
 80007b2:	4603      	mov	r3, r0
 80007b4:	b29a      	uxth	r2, r3
 80007b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007ba:	4951      	ldr	r1, [pc, #324]	@ (8000900 <main+0x2d4>)
 80007bc:	4852      	ldr	r0, [pc, #328]	@ (8000908 <main+0x2dc>)
 80007be:	f002 fac2 	bl	8002d46 <HAL_UART_Transmit>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <main+0x1a0>
			Error_Handler();
 80007c8:	f000 fa82 	bl	8000cd0 <Error_Handler>
		}
	 while(HAL_GPIO_ReadPin(GPIOJ, GPIO_PIN_1) == GPIO_PIN_SET);
 80007cc:	bf00      	nop
 80007ce:	2102      	movs	r1, #2
 80007d0:	484e      	ldr	r0, [pc, #312]	@ (800090c <main+0x2e0>)
 80007d2:	f000 fed1 	bl	8001578 <HAL_GPIO_ReadPin>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d0f8      	beq.n	80007ce <main+0x1a2>
   wait();
 80007dc:	f000 fa62 	bl	8000ca4 <wait>

	  /***********************************************************************
	   ***************             Initialize PWM            ***************
	   ***********************************************************************/
		// Start Timer Peripheral Clock
		__HAL_RCC_TIM10_CLK_ENABLE();
 80007e0:	4b50      	ldr	r3, [pc, #320]	@ (8000924 <main+0x2f8>)
 80007e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007e4:	4a4f      	ldr	r2, [pc, #316]	@ (8000924 <main+0x2f8>)
 80007e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007ea:	6453      	str	r3, [r2, #68]	@ 0x44
 80007ec:	4b4d      	ldr	r3, [pc, #308]	@ (8000924 <main+0x2f8>)
 80007ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007f4:	60bb      	str	r3, [r7, #8]
 80007f6:	68bb      	ldr	r3, [r7, #8]
		__HAL_RCC_TIM11_CLK_ENABLE();
 80007f8:	4b4a      	ldr	r3, [pc, #296]	@ (8000924 <main+0x2f8>)
 80007fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007fc:	4a49      	ldr	r2, [pc, #292]	@ (8000924 <main+0x2f8>)
 80007fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000802:	6453      	str	r3, [r2, #68]	@ 0x44
 8000804:	4b47      	ldr	r3, [pc, #284]	@ (8000924 <main+0x2f8>)
 8000806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000808:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	687b      	ldr	r3, [r7, #4]
		__HAL_RCC_TIM12_CLK_ENABLE();
 8000810:	4b44      	ldr	r3, [pc, #272]	@ (8000924 <main+0x2f8>)
 8000812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000814:	4a43      	ldr	r2, [pc, #268]	@ (8000924 <main+0x2f8>)
 8000816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800081a:	6413      	str	r3, [r2, #64]	@ 0x40
 800081c:	4b41      	ldr	r3, [pc, #260]	@ (8000924 <main+0x2f8>)
 800081e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000824:	603b      	str	r3, [r7, #0]
 8000826:	683b      	ldr	r3, [r7, #0]
	  TIM_TypeDef *timerBaseAddr;
	  uint32_t Channel;
	  memset(&Timer_Init, 0, sizeof(Timer_Init));
 8000828:	2218      	movs	r2, #24
 800082a:	2100      	movs	r1, #0
 800082c:	483e      	ldr	r0, [pc, #248]	@ (8000928 <main+0x2fc>)
 800082e:	f002 ffb3 	bl	8003798 <memset>
	  //Timer_Init.Prescaler = 4;
	  Timer_Init.Prescaler = 4999;
 8000832:	4b3d      	ldr	r3, [pc, #244]	@ (8000928 <main+0x2fc>)
 8000834:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000838:	601a      	str	r2, [r3, #0]
	  Timer_Init.Period = 10000-1;
 800083a:	4b3b      	ldr	r3, [pc, #236]	@ (8000928 <main+0x2fc>)
 800083c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000840:	609a      	str	r2, [r3, #8]

	  /*
	   * Configure TIM Output Compare structure and clear
	   */
	  memset(&sConfig_nonConst, 0, sizeof(sConfig_nonConst));
 8000842:	221c      	movs	r2, #28
 8000844:	2100      	movs	r1, #0
 8000846:	4839      	ldr	r0, [pc, #228]	@ (800092c <main+0x300>)
 8000848:	f002 ffa6 	bl	8003798 <memset>
	  sConfig_nonConst.OCMode = TIM_OCMODE_PWM1;
 800084c:	4b37      	ldr	r3, [pc, #220]	@ (800092c <main+0x300>)
 800084e:	2260      	movs	r2, #96	@ 0x60
 8000850:	601a      	str	r2, [r3, #0]
	  sConfig_nonConst.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000852:	4b36      	ldr	r3, [pc, #216]	@ (800092c <main+0x300>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]


	  for(int i = 0; i < 4; i++){
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]
 800085c:	e0b5      	b.n	80009ca <main+0x39e>
		  if(i == 0) {
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d121      	bne.n	80008a8 <main+0x27c>
			  timerBaseAddr = TIM12;
 8000864:	4b32      	ldr	r3, [pc, #200]	@ (8000930 <main+0x304>)
 8000866:	613b      	str	r3, [r7, #16]
			  Channel = TIM_CHANNEL_2;
 8000868:	2304      	movs	r3, #4
 800086a:	60fb      	str	r3, [r7, #12]
			  sConfig_nonConst.Pulse =(Timer_Init.Prescaler*25)/100;
 800086c:	4b2e      	ldr	r3, [pc, #184]	@ (8000928 <main+0x2fc>)
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	4613      	mov	r3, r2
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	4413      	add	r3, r2
 8000876:	009a      	lsls	r2, r3, #2
 8000878:	4413      	add	r3, r2
 800087a:	4a2e      	ldr	r2, [pc, #184]	@ (8000934 <main+0x308>)
 800087c:	fba2 2303 	umull	r2, r3, r2, r3
 8000880:	095b      	lsrs	r3, r3, #5
 8000882:	4a2a      	ldr	r2, [pc, #168]	@ (800092c <main+0x300>)
 8000884:	6053      	str	r3, [r2, #4]
			  PWM_Config(timerBaseAddr, sConfig_nonConst, Channel, i);
 8000886:	4c29      	ldr	r4, [pc, #164]	@ (800092c <main+0x300>)
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	9305      	str	r3, [sp, #20]
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	9304      	str	r3, [sp, #16]
 8000890:	466d      	mov	r5, sp
 8000892:	f104 030c 	add.w	r3, r4, #12
 8000896:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000898:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800089c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80008a0:	6938      	ldr	r0, [r7, #16]
 80008a2:	f000 f919 	bl	8000ad8 <PWM_Config>
 80008a6:	e08d      	b.n	80009c4 <main+0x398>

		  }
		  else if( i == 1 ) {
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	d146      	bne.n	800093c <main+0x310>
			  timerBaseAddr = TIM10;
 80008ae:	4b22      	ldr	r3, [pc, #136]	@ (8000938 <main+0x30c>)
 80008b0:	613b      	str	r3, [r7, #16]
			  Channel = TIM_CHANNEL_1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	60fb      	str	r3, [r7, #12]
			  sConfig_nonConst.Pulse = (Timer_Init.Prescaler*45)/100;
 80008b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000928 <main+0x2fc>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	4613      	mov	r3, r2
 80008bc:	005b      	lsls	r3, r3, #1
 80008be:	4413      	add	r3, r2
 80008c0:	011a      	lsls	r2, r3, #4
 80008c2:	1ad3      	subs	r3, r2, r3
 80008c4:	4a1b      	ldr	r2, [pc, #108]	@ (8000934 <main+0x308>)
 80008c6:	fba2 2303 	umull	r2, r3, r2, r3
 80008ca:	095b      	lsrs	r3, r3, #5
 80008cc:	4a17      	ldr	r2, [pc, #92]	@ (800092c <main+0x300>)
 80008ce:	6053      	str	r3, [r2, #4]
			  PWM_Config(timerBaseAddr, sConfig_nonConst, Channel, i);
 80008d0:	4c16      	ldr	r4, [pc, #88]	@ (800092c <main+0x300>)
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	9305      	str	r3, [sp, #20]
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	9304      	str	r3, [sp, #16]
 80008da:	466d      	mov	r5, sp
 80008dc:	f104 030c 	add.w	r3, r4, #12
 80008e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008e2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80008e6:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80008ea:	6938      	ldr	r0, [r7, #16]
 80008ec:	f000 f8f4 	bl	8000ad8 <PWM_Config>
 80008f0:	e068      	b.n	80009c4 <main+0x398>
 80008f2:	bf00      	nop
 80008f4:	200001cc 	.word	0x200001cc
 80008f8:	20000134 	.word	0x20000134
 80008fc:	20000180 	.word	0x20000180
 8000900:	20000218 	.word	0x20000218
 8000904:	080040c0 	.word	0x080040c0
 8000908:	200000ac 	.word	0x200000ac
 800090c:	40022400 	.word	0x40022400
 8000910:	080040cc 	.word	0x080040cc
 8000914:	0800412c 	.word	0x0800412c
 8000918:	08004174 	.word	0x08004174
 800091c:	08004220 	.word	0x08004220
 8000920:	08004268 	.word	0x08004268
 8000924:	40023800 	.word	0x40023800
 8000928:	20000094 	.word	0x20000094
 800092c:	20000078 	.word	0x20000078
 8000930:	40001800 	.word	0x40001800
 8000934:	51eb851f 	.word	0x51eb851f
 8000938:	40014400 	.word	0x40014400
		  }
		  else if( i == 2 ) {
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	2b02      	cmp	r3, #2
 8000940:	d121      	bne.n	8000986 <main+0x35a>
			  timerBaseAddr = TIM11;
 8000942:	4b37      	ldr	r3, [pc, #220]	@ (8000a20 <main+0x3f4>)
 8000944:	613b      	str	r3, [r7, #16]
			  Channel = TIM_CHANNEL_1;
 8000946:	2300      	movs	r3, #0
 8000948:	60fb      	str	r3, [r7, #12]
			  sConfig_nonConst.Pulse = (Timer_Init.Prescaler*75)/100;
 800094a:	4b36      	ldr	r3, [pc, #216]	@ (8000a24 <main+0x3f8>)
 800094c:	681a      	ldr	r2, [r3, #0]
 800094e:	4613      	mov	r3, r2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	4413      	add	r3, r2
 8000954:	011a      	lsls	r2, r3, #4
 8000956:	1ad3      	subs	r3, r2, r3
 8000958:	4a33      	ldr	r2, [pc, #204]	@ (8000a28 <main+0x3fc>)
 800095a:	fba2 2303 	umull	r2, r3, r2, r3
 800095e:	095b      	lsrs	r3, r3, #5
 8000960:	4a32      	ldr	r2, [pc, #200]	@ (8000a2c <main+0x400>)
 8000962:	6053      	str	r3, [r2, #4]
			  PWM_Config(timerBaseAddr, sConfig_nonConst, Channel, i);
 8000964:	4c31      	ldr	r4, [pc, #196]	@ (8000a2c <main+0x400>)
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	9305      	str	r3, [sp, #20]
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	9304      	str	r3, [sp, #16]
 800096e:	466d      	mov	r5, sp
 8000970:	f104 030c 	add.w	r3, r4, #12
 8000974:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000976:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800097a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800097e:	6938      	ldr	r0, [r7, #16]
 8000980:	f000 f8aa 	bl	8000ad8 <PWM_Config>
 8000984:	e01e      	b.n	80009c4 <main+0x398>
		  }
		  else {
			  timerBaseAddr = TIM12;
 8000986:	4b2a      	ldr	r3, [pc, #168]	@ (8000a30 <main+0x404>)
 8000988:	613b      	str	r3, [r7, #16]
			  Channel = TIM_CHANNEL_1;
 800098a:	2300      	movs	r3, #0
 800098c:	60fb      	str	r3, [r7, #12]
			  sConfig_nonConst.Pulse = (Timer_Init.Prescaler*90)/100;
 800098e:	4b25      	ldr	r3, [pc, #148]	@ (8000a24 <main+0x3f8>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	225a      	movs	r2, #90	@ 0x5a
 8000994:	fb02 f303 	mul.w	r3, r2, r3
 8000998:	4a23      	ldr	r2, [pc, #140]	@ (8000a28 <main+0x3fc>)
 800099a:	fba2 2303 	umull	r2, r3, r2, r3
 800099e:	095b      	lsrs	r3, r3, #5
 80009a0:	4a22      	ldr	r2, [pc, #136]	@ (8000a2c <main+0x400>)
 80009a2:	6053      	str	r3, [r2, #4]
			  PWM_Config(timerBaseAddr, sConfig_nonConst, Channel, i);
 80009a4:	4c21      	ldr	r4, [pc, #132]	@ (8000a2c <main+0x400>)
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	9305      	str	r3, [sp, #20]
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	9304      	str	r3, [sp, #16]
 80009ae:	466d      	mov	r5, sp
 80009b0:	f104 030c 	add.w	r3, r4, #12
 80009b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009b6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80009ba:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80009be:	6938      	ldr	r0, [r7, #16]
 80009c0:	f000 f88a 	bl	8000ad8 <PWM_Config>
	  for(int i = 0; i < 4; i++){
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	3301      	adds	r3, #1
 80009c8:	617b      	str	r3, [r7, #20]
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	2b03      	cmp	r3, #3
 80009ce:	f77f af46 	ble.w	800085e <main+0x232>


	  /***********************************************************************
	   ***************               Start Timer               ***************
	   ***********************************************************************/
	  if (HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2) != HAL_OK) {
 80009d2:	2104      	movs	r1, #4
 80009d4:	4817      	ldr	r0, [pc, #92]	@ (8000a34 <main+0x408>)
 80009d6:	f001 fad3 	bl	8001f80 <HAL_TIM_PWM_Start>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <main+0x3b8>
		  Error_Handler();
 80009e0:	f000 f976 	bl	8000cd0 <Error_Handler>
	  }

	  if (HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1) != HAL_OK) {
 80009e4:	2100      	movs	r1, #0
 80009e6:	4814      	ldr	r0, [pc, #80]	@ (8000a38 <main+0x40c>)
 80009e8:	f001 faca 	bl	8001f80 <HAL_TIM_PWM_Start>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <main+0x3ca>
		  Error_Handler();
 80009f2:	f000 f96d 	bl	8000cd0 <Error_Handler>
	  }

	  if (HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1) != HAL_OK) {
 80009f6:	2100      	movs	r1, #0
 80009f8:	4810      	ldr	r0, [pc, #64]	@ (8000a3c <main+0x410>)
 80009fa:	f001 fac1 	bl	8001f80 <HAL_TIM_PWM_Start>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <main+0x3dc>
		  Error_Handler();
 8000a04:	f000 f964 	bl	8000cd0 <Error_Handler>
	  }

	  if (HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1) != HAL_OK) {
 8000a08:	2100      	movs	r1, #0
 8000a0a:	480a      	ldr	r0, [pc, #40]	@ (8000a34 <main+0x408>)
 8000a0c:	f001 fab8 	bl	8001f80 <HAL_TIM_PWM_Start>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d002      	beq.n	8000a1c <main+0x3f0>
		  Error_Handler();
 8000a16:	f000 f95b 	bl	8000cd0 <Error_Handler>
	  }

	  while(1);
 8000a1a:	bf00      	nop
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <main+0x3f0>
 8000a20:	40014800 	.word	0x40014800
 8000a24:	20000094 	.word	0x20000094
 8000a28:	51eb851f 	.word	0x51eb851f
 8000a2c:	20000078 	.word	0x20000078
 8000a30:	40001800 	.word	0x40001800
 8000a34:	200001cc 	.word	0x200001cc
 8000a38:	20000134 	.word	0x20000134
 8000a3c:	20000180 	.word	0x20000180

08000a40 <SystemClock_Config>:


	return 0;
}

void SystemClock_Config() {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b092      	sub	sp, #72	@ 0x48
 8000a44:	af00      	add	r7, sp, #0

	RCC_OscInitTypeDef oscInitStruct;
	RCC_ClkInitTypeDef clockInitStruct;

	oscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a46:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000a4a:	61bb      	str	r3, [r7, #24]
	oscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	617b      	str	r3, [r7, #20]
	oscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a50:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a54:	633b      	str	r3, [r7, #48]	@ 0x30
	oscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a56:	2302      	movs	r3, #2
 8000a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
	oscInitStruct.PLL.PLLM = 19;
 8000a5a:	2313      	movs	r3, #19
 8000a5c:	637b      	str	r3, [r7, #52]	@ 0x34
	oscInitStruct.PLL.PLLN = 152;
 8000a5e:	2398      	movs	r3, #152	@ 0x98
 8000a60:	63bb      	str	r3, [r7, #56]	@ 0x38
	oscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a62:	2302      	movs	r3, #2
 8000a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if( HAL_RCC_OscConfig(&oscInitStruct) != HAL_OK) {
 8000a66:	f107 0314 	add.w	r3, r7, #20
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f000 fd9c 	bl	80015a8 <HAL_RCC_OscConfig>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <SystemClock_Config+0x3a>
		Error_Handler();
 8000a76:	f000 f92b 	bl	8000cd0 <Error_Handler>
	}

	clockInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000a7a:	230f      	movs	r3, #15
 8000a7c:	603b      	str	r3, [r7, #0]
	clockInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	607b      	str	r3, [r7, #4]
	clockInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000a82:	2380      	movs	r3, #128	@ 0x80
 8000a84:	60bb      	str	r3, [r7, #8]
	clockInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a86:	2300      	movs	r3, #0
 8000a88:	60fb      	str	r3, [r7, #12]
	clockInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	613b      	str	r3, [r7, #16]
	if( HAL_RCC_ClockConfig(&clockInitStruct, FLASH_ACR_LATENCY_1WS) != HAL_OK) {
 8000a8e:	463b      	mov	r3, r7
 8000a90:	2101      	movs	r1, #1
 8000a92:	4618      	mov	r0, r3
 8000a94:	f001 f836 	bl	8001b04 <HAL_RCC_ClockConfig>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <SystemClock_Config+0x62>
		Error_Handler();
 8000a9e:	f000 f917 	bl	8000cd0 <Error_Handler>
	}

	// Turn of HSI to save power
	__HAL_RCC_HSI_DISABLE();
 8000aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad0 <SystemClock_Config+0x90>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad0 <SystemClock_Config+0x90>)
 8000aa8:	f023 0301 	bic.w	r3, r3, #1
 8000aac:	6013      	str	r3, [r2, #0]

	// Reconfigure Systick now to work with the new System Clock Frequency
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000aae:	f001 f9db 	bl	8001e68 <HAL_RCC_GetHCLKFreq>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	4a07      	ldr	r2, [pc, #28]	@ (8000ad4 <SystemClock_Config+0x94>)
 8000ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8000aba:	099b      	lsrs	r3, r3, #6
 8000abc:	4618      	mov	r0, r3
 8000abe:	f000 fb78 	bl	80011b2 <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000ac2:	2004      	movs	r0, #4
 8000ac4:	f000 fb82 	bl	80011cc <HAL_SYSTICK_CLKSourceConfig>

}
 8000ac8:	bf00      	nop
 8000aca:	3748      	adds	r7, #72	@ 0x48
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	10624dd3 	.word	0x10624dd3

08000ad8 <PWM_Config>:

void PWM_Config(TIM_TypeDef *Instance, TIM_OC_InitTypeDef sConfig_nonConst, uint32_t Channel, int i) {
 8000ad8:	b084      	sub	sp, #16
 8000ada:	b5b0      	push	{r4, r5, r7, lr}
 8000adc:	b082      	sub	sp, #8
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
 8000ae2:	f107 001c 	add.w	r0, r7, #28
 8000ae6:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	if(i == 0 || i == 3) {
 8000aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d002      	beq.n	8000af6 <PWM_Config+0x1e>
 8000af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000af2:	2b03      	cmp	r3, #3
 8000af4:	d121      	bne.n	8000b3a <PWM_Config+0x62>
		htim12.Instance = Instance;
 8000af6:	4a38      	ldr	r2, [pc, #224]	@ (8000bd8 <PWM_Config+0x100>)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6013      	str	r3, [r2, #0]
		htim12.Init = Timer_Init;
 8000afc:	4b36      	ldr	r3, [pc, #216]	@ (8000bd8 <PWM_Config+0x100>)
 8000afe:	4a37      	ldr	r2, [pc, #220]	@ (8000bdc <PWM_Config+0x104>)
 8000b00:	1d1c      	adds	r4, r3, #4
 8000b02:	4615      	mov	r5, r2
 8000b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b08:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b0c:	e884 0003 	stmia.w	r4, {r0, r1}
		if(HAL_TIM_PWM_Init(&htim12) != HAL_OK) {
 8000b10:	4831      	ldr	r0, [pc, #196]	@ (8000bd8 <PWM_Config+0x100>)
 8000b12:	f001 f9dd 	bl	8001ed0 <HAL_TIM_PWM_Init>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <PWM_Config+0x48>
			Error_Handler();
 8000b1c:	f000 f8d8 	bl	8000cd0 <Error_Handler>
		};
		  // Configure the Channel for the Input Capture Timer
			if(HAL_TIM_PWM_ConfigChannel(&htim12, &sConfig_nonConst, Channel) != HAL_OK) {
 8000b20:	f107 031c 	add.w	r3, r7, #28
 8000b24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b26:	4619      	mov	r1, r3
 8000b28:	482b      	ldr	r0, [pc, #172]	@ (8000bd8 <PWM_Config+0x100>)
 8000b2a:	f001 fc2b 	bl	8002384 <HAL_TIM_PWM_ConfigChannel>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d049      	beq.n	8000bc8 <PWM_Config+0xf0>
				Error_Handler();
 8000b34:	f000 f8cc 	bl	8000cd0 <Error_Handler>
			if(HAL_TIM_PWM_ConfigChannel(&htim12, &sConfig_nonConst, Channel) != HAL_OK) {
 8000b38:	e046      	b.n	8000bc8 <PWM_Config+0xf0>
			};
	}
	else if(i == 1) {
 8000b3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d121      	bne.n	8000b84 <PWM_Config+0xac>
		htim10.Instance = Instance;
 8000b40:	4a27      	ldr	r2, [pc, #156]	@ (8000be0 <PWM_Config+0x108>)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6013      	str	r3, [r2, #0]
		htim10.Init = Timer_Init;
 8000b46:	4b26      	ldr	r3, [pc, #152]	@ (8000be0 <PWM_Config+0x108>)
 8000b48:	4a24      	ldr	r2, [pc, #144]	@ (8000bdc <PWM_Config+0x104>)
 8000b4a:	1d1c      	adds	r4, r3, #4
 8000b4c:	4615      	mov	r5, r2
 8000b4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b52:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b56:	e884 0003 	stmia.w	r4, {r0, r1}
		if(HAL_TIM_PWM_Init(&htim10) != HAL_OK) {
 8000b5a:	4821      	ldr	r0, [pc, #132]	@ (8000be0 <PWM_Config+0x108>)
 8000b5c:	f001 f9b8 	bl	8001ed0 <HAL_TIM_PWM_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <PWM_Config+0x92>
			Error_Handler();
 8000b66:	f000 f8b3 	bl	8000cd0 <Error_Handler>
		};
		  // Configure the Channel for the Input Capture Timer
			if(HAL_TIM_PWM_ConfigChannel(&htim10, &sConfig_nonConst, Channel) != HAL_OK) {
 8000b6a:	f107 031c 	add.w	r3, r7, #28
 8000b6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b70:	4619      	mov	r1, r3
 8000b72:	481b      	ldr	r0, [pc, #108]	@ (8000be0 <PWM_Config+0x108>)
 8000b74:	f001 fc06 	bl	8002384 <HAL_TIM_PWM_ConfigChannel>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d024      	beq.n	8000bc8 <PWM_Config+0xf0>
				Error_Handler();
 8000b7e:	f000 f8a7 	bl	8000cd0 <Error_Handler>
		  // Configure the Channel for the Input Capture Timer
			if(HAL_TIM_PWM_ConfigChannel(&htim11, &sConfig_nonConst, Channel) != HAL_OK) {
				Error_Handler();
			};
	}
}
 8000b82:	e021      	b.n	8000bc8 <PWM_Config+0xf0>
		htim11.Instance = Instance;
 8000b84:	4a17      	ldr	r2, [pc, #92]	@ (8000be4 <PWM_Config+0x10c>)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6013      	str	r3, [r2, #0]
		htim11.Init = Timer_Init;
 8000b8a:	4b16      	ldr	r3, [pc, #88]	@ (8000be4 <PWM_Config+0x10c>)
 8000b8c:	4a13      	ldr	r2, [pc, #76]	@ (8000bdc <PWM_Config+0x104>)
 8000b8e:	1d1c      	adds	r4, r3, #4
 8000b90:	4615      	mov	r5, r2
 8000b92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b96:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b9a:	e884 0003 	stmia.w	r4, {r0, r1}
		if(HAL_TIM_PWM_Init(&htim11) != HAL_OK) {
 8000b9e:	4811      	ldr	r0, [pc, #68]	@ (8000be4 <PWM_Config+0x10c>)
 8000ba0:	f001 f996 	bl	8001ed0 <HAL_TIM_PWM_Init>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <PWM_Config+0xd6>
			Error_Handler();
 8000baa:	f000 f891 	bl	8000cd0 <Error_Handler>
			if(HAL_TIM_PWM_ConfigChannel(&htim11, &sConfig_nonConst, Channel) != HAL_OK) {
 8000bae:	f107 031c 	add.w	r3, r7, #28
 8000bb2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	480b      	ldr	r0, [pc, #44]	@ (8000be4 <PWM_Config+0x10c>)
 8000bb8:	f001 fbe4 	bl	8002384 <HAL_TIM_PWM_ConfigChannel>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d002      	beq.n	8000bc8 <PWM_Config+0xf0>
				Error_Handler();
 8000bc2:	f000 f885 	bl	8000cd0 <Error_Handler>
}
 8000bc6:	e7ff      	b.n	8000bc8 <PWM_Config+0xf0>
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000bd2:	b004      	add	sp, #16
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	200001cc 	.word	0x200001cc
 8000bdc:	20000094 	.word	0x20000094
 8000be0:	20000134 	.word	0x20000134
 8000be4:	20000180 	.word	0x20000180

08000be8 <UART6_Init>:

void UART6_Init(void) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
	// Start UART6 Clock
	__HAL_RCC_USART6_CLK_ENABLE();
 8000bee:	4b15      	ldr	r3, [pc, #84]	@ (8000c44 <UART6_Init+0x5c>)
 8000bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bf2:	4a14      	ldr	r2, [pc, #80]	@ (8000c44 <UART6_Init+0x5c>)
 8000bf4:	f043 0320 	orr.w	r3, r3, #32
 8000bf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bfa:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <UART6_Init+0x5c>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bfe:	f003 0320 	and.w	r3, r3, #32
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]

	huart6.Instance = USART6;
 8000c06:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <UART6_Init+0x60>)
 8000c08:	4a10      	ldr	r2, [pc, #64]	@ (8000c4c <UART6_Init+0x64>)
 8000c0a:	601a      	str	r2, [r3, #0]
	huart6.Init.Mode = UART_MODE_TX;
 8000c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <UART6_Init+0x60>)
 8000c0e:	2208      	movs	r2, #8
 8000c10:	615a      	str	r2, [r3, #20]
	huart6.Init.BaudRate = 115200;
 8000c12:	4b0d      	ldr	r3, [pc, #52]	@ (8000c48 <UART6_Init+0x60>)
 8000c14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c18:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <UART6_Init+0x60>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <UART6_Init+0x60>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c26:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <UART6_Init+0x60>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
	if ( HAL_UART_Init(&huart6) != HAL_OK ) {
 8000c2c:	4806      	ldr	r0, [pc, #24]	@ (8000c48 <UART6_Init+0x60>)
 8000c2e:	f002 f83c 	bl	8002caa <HAL_UART_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <UART6_Init+0x54>
		Error_Handler();
 8000c38:	f000 f84a 	bl	8000cd0 <Error_Handler>
	}
}
 8000c3c:	bf00      	nop
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40023800 	.word	0x40023800
 8000c48:	200000ac 	.word	0x200000ac
 8000c4c:	40011400 	.word	0x40011400

08000c50 <BTN_GPIO_Init>:

void BTN_GPIO_Init(void) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 8000c56:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <BTN_GPIO_Init+0x4c>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	4a10      	ldr	r2, [pc, #64]	@ (8000c9c <BTN_GPIO_Init+0x4c>)
 8000c5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c62:	4b0e      	ldr	r3, [pc, #56]	@ (8000c9c <BTN_GPIO_Init+0x4c>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef gpioJ_Init;
	memset(&gpioJ_Init, 0, sizeof(gpioJ_Init));
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	2214      	movs	r2, #20
 8000c72:	2100      	movs	r1, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f002 fd8f 	bl	8003798 <memset>
	gpioJ_Init.Pin = GPIO_PIN_1;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	607b      	str	r3, [r7, #4]
	gpioJ_Init.Mode = GPIO_MODE_INPUT;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60bb      	str	r3, [r7, #8]
	gpioJ_Init.Pull = GPIO_PULLUP;
 8000c82:	2301      	movs	r3, #1
 8000c84:	60fb      	str	r3, [r7, #12]
	gpioJ_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c86:	2303      	movs	r3, #3
 8000c88:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOJ, &gpioJ_Init);
 8000c8a:	1d3b      	adds	r3, r7, #4
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4804      	ldr	r0, [pc, #16]	@ (8000ca0 <BTN_GPIO_Init+0x50>)
 8000c90:	f000 fac6 	bl	8001220 <HAL_GPIO_Init>

}
 8000c94:	bf00      	nop
 8000c96:	3718      	adds	r7, #24
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40022400 	.word	0x40022400

08000ca4 <wait>:

void wait(void) {
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
	  uint32_t waitVar =(uint32_t)0xfffff;
 8000caa:	4b08      	ldr	r3, [pc, #32]	@ (8000ccc <wait+0x28>)
 8000cac:	607b      	str	r3, [r7, #4]
	  while(waitVar > 0) {
 8000cae:	e002      	b.n	8000cb6 <wait+0x12>
		  waitVar--;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	607b      	str	r3, [r7, #4]
	  while(waitVar > 0) {
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d1f9      	bne.n	8000cb0 <wait+0xc>
	  }
}
 8000cbc:	bf00      	nop
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	000fffff 	.word	0x000fffff

08000cd0 <Error_Handler>:

void Error_Handler(void) {
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
	while(1);
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <Error_Handler+0x4>

08000cd8 <HAL_MspInit>:
 */

#include "main.h"

void HAL_MspInit()
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
	// Perform the low level processor specific inits here using processor specific API's provided by the Cube HAL layer in Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c
	// 1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cdc:	2003      	movs	r0, #3
 8000cde:	f000 fa33 	bl	8001148 <HAL_NVIC_SetPriorityGrouping>

	// 2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= (0x7 << 16);
 8000ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d18 <HAL_MspInit+0x40>)
 8000ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ce6:	4a0c      	ldr	r2, [pc, #48]	@ (8000d18 <HAL_MspInit+0x40>)
 8000ce8:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8000cec:	6253      	str	r3, [r2, #36]	@ 0x24

	// 3. Configure the prority for the system
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	f06f 000b 	mvn.w	r0, #11
 8000cf6:	f000 fa32 	bl	800115e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	f06f 000a 	mvn.w	r0, #10
 8000d02:	f000 fa2c 	bl	800115e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2100      	movs	r1, #0
 8000d0a:	f06f 0009 	mvn.w	r0, #9
 8000d0e:	f000 fa26 	bl	800115e <HAL_NVIC_SetPriority>
}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b088      	sub	sp, #32
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
	// Start GPIOC Clock
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000d24:	4b0d      	ldr	r3, [pc, #52]	@ (8000d5c <HAL_UART_MspInit+0x40>)
 8000d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d28:	4a0c      	ldr	r2, [pc, #48]	@ (8000d5c <HAL_UART_MspInit+0x40>)
 8000d2a:	f043 0304 	orr.w	r3, r3, #4
 8000d2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d30:	4b0a      	ldr	r3, [pc, #40]	@ (8000d5c <HAL_UART_MspInit+0x40>)
 8000d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d34:	f003 0304 	and.w	r3, r3, #4
 8000d38:	60bb      	str	r3, [r7, #8]
 8000d3a:	68bb      	ldr	r3, [r7, #8]

	GPIO_InitTypeDef gpio_uart_init;
	gpio_uart_init.Pin = GPIO_PIN_6;
 8000d3c:	2340      	movs	r3, #64	@ 0x40
 8000d3e:	60fb      	str	r3, [r7, #12]
	gpio_uart_init.Mode = GPIO_MODE_AF_PP;
 8000d40:	2302      	movs	r3, #2
 8000d42:	613b      	str	r3, [r7, #16]
	gpio_uart_init.Alternate = GPIO_AF8_USART6;
 8000d44:	2308      	movs	r3, #8
 8000d46:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &gpio_uart_init);
 8000d48:	f107 030c 	add.w	r3, r7, #12
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4804      	ldr	r0, [pc, #16]	@ (8000d60 <HAL_UART_MspInit+0x44>)
 8000d50:	f000 fa66 	bl	8001220 <HAL_GPIO_Init>
}
 8000d54:	bf00      	nop
 8000d56:	3720      	adds	r7, #32
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	40020800 	.word	0x40020800

08000d64 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b08a      	sub	sp, #40	@ 0x28
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	 */

	/***********************************************************************
	 ***************          Configure All GPIOCLK          ***************
	 ***********************************************************************/
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6c:	4b3e      	ldr	r3, [pc, #248]	@ (8000e68 <HAL_TIM_PWM_MspInit+0x104>)
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d70:	4a3d      	ldr	r2, [pc, #244]	@ (8000e68 <HAL_TIM_PWM_MspInit+0x104>)
 8000d72:	f043 0302 	orr.w	r3, r3, #2
 8000d76:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d78:	4b3b      	ldr	r3, [pc, #236]	@ (8000e68 <HAL_TIM_PWM_MspInit+0x104>)
 8000d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7c:	f003 0302 	and.w	r3, r3, #2
 8000d80:	613b      	str	r3, [r7, #16]
 8000d82:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000d84:	4b38      	ldr	r3, [pc, #224]	@ (8000e68 <HAL_TIM_PWM_MspInit+0x104>)
 8000d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d88:	4a37      	ldr	r2, [pc, #220]	@ (8000e68 <HAL_TIM_PWM_MspInit+0x104>)
 8000d8a:	f043 0320 	orr.w	r3, r3, #32
 8000d8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d90:	4b35      	ldr	r3, [pc, #212]	@ (8000e68 <HAL_TIM_PWM_MspInit+0x104>)
 8000d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d94:	f003 0320 	and.w	r3, r3, #32
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000d9c:	4b32      	ldr	r3, [pc, #200]	@ (8000e68 <HAL_TIM_PWM_MspInit+0x104>)
 8000d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da0:	4a31      	ldr	r2, [pc, #196]	@ (8000e68 <HAL_TIM_PWM_MspInit+0x104>)
 8000da2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000da6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da8:	4b2f      	ldr	r3, [pc, #188]	@ (8000e68 <HAL_TIM_PWM_MspInit+0x104>)
 8000daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]

	/*
	 * Initialize and populate member of InitTypeDef structure for GPIO Peripheral
	 */
	GPIO_InitTypeDef GPIO_Init;
	memset(&GPIO_Init, 0, sizeof(GPIO_Init));
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	2214      	movs	r2, #20
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f002 fceb 	bl	8003798 <memset>
	GPIO_Init.Pin = GPIO_PIN_15;
 8000dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000dc6:	617b      	str	r3, [r7, #20]
	GPIO_Init.Mode = GPIO_MODE_AF_PP;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	61bb      	str	r3, [r7, #24]
	GPIO_Init.Pull = GPIO_PULLDOWN;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	61fb      	str	r3, [r7, #28]
	GPIO_Init.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	623b      	str	r3, [r7, #32]
	GPIO_Init.Alternate = GPIO_AF9_TIM12;
 8000dd4:	2309      	movs	r3, #9
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24

	/*
	 * Inititialize GPIOF Peripheral
	 */
	HAL_GPIO_Init(GPIOB, &GPIO_Init);
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4823      	ldr	r0, [pc, #140]	@ (8000e6c <HAL_TIM_PWM_MspInit+0x108>)
 8000de0:	f000 fa1e 	bl	8001220 <HAL_GPIO_Init>
	 ***********************************************************************/

	/*
	 * Initialize and populate member of InitTypeDef structure for GPIO Peripheral
	 */
	memset(&GPIO_Init, 0, sizeof(GPIO_Init));
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	2214      	movs	r2, #20
 8000dea:	2100      	movs	r1, #0
 8000dec:	4618      	mov	r0, r3
 8000dee:	f002 fcd3 	bl	8003798 <memset>
	GPIO_Init.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8000df2:	23c0      	movs	r3, #192	@ 0xc0
 8000df4:	617b      	str	r3, [r7, #20]
	GPIO_Init.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	61bb      	str	r3, [r7, #24]
	GPIO_Init.Alternate = GPIO_AF3_TIM10 | GPIO_AF3_TIM11;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	627b      	str	r3, [r7, #36]	@ 0x24

	/*
	 * Inititialize GPIOF Peripheral
	 */
	HAL_GPIO_Init(GPIOF, &GPIO_Init);
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4619      	mov	r1, r3
 8000e04:	481a      	ldr	r0, [pc, #104]	@ (8000e70 <HAL_TIM_PWM_MspInit+0x10c>)
 8000e06:	f000 fa0b 	bl	8001220 <HAL_GPIO_Init>
	 ***********************************************************************/

	/*
	 * Initialize and populate member of InitTypeDef structure for GPIO Peripheral
	 */
	memset(&GPIO_Init, 0, sizeof(GPIO_Init));
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	2214      	movs	r2, #20
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f002 fcc0 	bl	8003798 <memset>
	GPIO_Init.Pin = GPIO_PIN_6;
 8000e18:	2340      	movs	r3, #64	@ 0x40
 8000e1a:	617b      	str	r3, [r7, #20]
	GPIO_Init.Mode = GPIO_MODE_AF_PP;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	61bb      	str	r3, [r7, #24]
	GPIO_Init.Alternate = GPIO_AF9_TIM12;
 8000e20:	2309      	movs	r3, #9
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24

	/*
	 * Inititialize GPIOF Peripheral
	 */
	HAL_GPIO_Init(GPIOH, &GPIO_Init);
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4812      	ldr	r0, [pc, #72]	@ (8000e74 <HAL_TIM_PWM_MspInit+0x110>)
 8000e2c:	f000 f9f8 	bl	8001220 <HAL_GPIO_Init>

	/***********************************************************************
	 ***************           Set and Enable IRQ's          ***************
	 ***********************************************************************/

	HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 8000e30:	2200      	movs	r2, #0
 8000e32:	210f      	movs	r1, #15
 8000e34:	2019      	movs	r0, #25
 8000e36:	f000 f992 	bl	800115e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000e3a:	2019      	movs	r0, #25
 8000e3c:	f000 f9ab 	bl	8001196 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	210f      	movs	r1, #15
 8000e44:	201a      	movs	r0, #26
 8000e46:	f000 f98a 	bl	800115e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000e4a:	201a      	movs	r0, #26
 8000e4c:	f000 f9a3 	bl	8001196 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 15, 0);
 8000e50:	2200      	movs	r2, #0
 8000e52:	210f      	movs	r1, #15
 8000e54:	202b      	movs	r0, #43	@ 0x2b
 8000e56:	f000 f982 	bl	800115e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8000e5a:	202b      	movs	r0, #43	@ 0x2b
 8000e5c:	f000 f99b 	bl	8001196 <HAL_NVIC_EnableIRQ>


}
 8000e60:	bf00      	nop
 8000e62:	3728      	adds	r7, #40	@ 0x28
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40023800 	.word	0x40023800
 8000e6c:	40020400 	.word	0x40020400
 8000e70:	40021400 	.word	0x40021400
 8000e74:	40021c00 	.word	0x40021c00

08000e78 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <SystemInit+0x20>)
 8000e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e82:	4a05      	ldr	r2, [pc, #20]	@ (8000e98 <SystemInit+0x20>)
 8000e84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000ed00 	.word	0xe000ed00

08000e9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ed4 <LoopFillZerobss+0xe>
 
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ea0:	f7ff ffea 	bl	8000e78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ea4:	480c      	ldr	r0, [pc, #48]	@ (8000ed8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ea6:	490d      	ldr	r1, [pc, #52]	@ (8000edc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eac:	e002      	b.n	8000eb4 <LoopCopyDataInit>

08000eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eb2:	3304      	adds	r3, #4

08000eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eb8:	d3f9      	bcc.n	8000eae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ebc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ee8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec0:	e001      	b.n	8000ec6 <LoopFillZerobss>

08000ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ec4:	3204      	adds	r2, #4

08000ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ec8:	d3fb      	bcc.n	8000ec2 <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 8000eca:	f002 fc6d 	bl	80037a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ece:	f7ff fbad 	bl	800062c <main>
  bx  lr    
 8000ed2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ed4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000ed8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000edc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ee0:	080042f0 	.word	0x080042f0
  ldr r2, =_sbss
 8000ee4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ee8:	20000430 	.word	0x20000430

08000eec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000eec:	e7fe      	b.n	8000eec <ADC_IRQHandler>

08000eee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef2:	2003      	movs	r0, #3
 8000ef4:	f000 f928 	bl	8001148 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ef8:	200f      	movs	r0, #15
 8000efa:	f000 f805 	bl	8000f08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000efe:	f7ff feeb 	bl	8000cd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f02:	2300      	movs	r3, #0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <HAL_InitTick+0x54>)
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	4b12      	ldr	r3, [pc, #72]	@ (8000f60 <HAL_InitTick+0x58>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 f943 	bl	80011b2 <HAL_SYSTICK_Config>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e00e      	b.n	8000f54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2b0f      	cmp	r3, #15
 8000f3a:	d80a      	bhi.n	8000f52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	6879      	ldr	r1, [r7, #4]
 8000f40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f44:	f000 f90b 	bl	800115e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f48:	4a06      	ldr	r2, [pc, #24]	@ (8000f64 <HAL_InitTick+0x5c>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	e000      	b.n	8000f54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	20000008 	.word	0x20000008
 8000f64:	20000004 	.word	0x20000004

08000f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <HAL_IncTick+0x20>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <HAL_IncTick+0x24>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4413      	add	r3, r2
 8000f78:	4a04      	ldr	r2, [pc, #16]	@ (8000f8c <HAL_IncTick+0x24>)
 8000f7a:	6013      	str	r3, [r2, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	20000008 	.word	0x20000008
 8000f8c:	200002e0 	.word	0x200002e0

08000f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return uwTick;
 8000f94:	4b03      	ldr	r3, [pc, #12]	@ (8000fa4 <HAL_GetTick+0x14>)
 8000f96:	681b      	ldr	r3, [r3, #0]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	200002e0 	.word	0x200002e0

08000fa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f003 0307 	and.w	r3, r3, #7
 8000fb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe8 <__NVIC_SetPriorityGrouping+0x40>)
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fbe:	68ba      	ldr	r2, [r7, #8]
 8000fc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000fd0:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <__NVIC_SetPriorityGrouping+0x44>)
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fd6:	4a04      	ldr	r2, [pc, #16]	@ (8000fe8 <__NVIC_SetPriorityGrouping+0x40>)
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	60d3      	str	r3, [r2, #12]
}
 8000fdc:	bf00      	nop
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	e000ed00 	.word	0xe000ed00
 8000fec:	05fa0000 	.word	0x05fa0000

08000ff0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ff4:	4b04      	ldr	r3, [pc, #16]	@ (8001008 <__NVIC_GetPriorityGrouping+0x18>)
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	0a1b      	lsrs	r3, r3, #8
 8000ffa:	f003 0307 	and.w	r3, r3, #7
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	2b00      	cmp	r3, #0
 800101c:	db0b      	blt.n	8001036 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	f003 021f 	and.w	r2, r3, #31
 8001024:	4907      	ldr	r1, [pc, #28]	@ (8001044 <__NVIC_EnableIRQ+0x38>)
 8001026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102a:	095b      	lsrs	r3, r3, #5
 800102c:	2001      	movs	r0, #1
 800102e:	fa00 f202 	lsl.w	r2, r0, r2
 8001032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	e000e100 	.word	0xe000e100

08001048 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	6039      	str	r1, [r7, #0]
 8001052:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001058:	2b00      	cmp	r3, #0
 800105a:	db0a      	blt.n	8001072 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	b2da      	uxtb	r2, r3
 8001060:	490c      	ldr	r1, [pc, #48]	@ (8001094 <__NVIC_SetPriority+0x4c>)
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	0112      	lsls	r2, r2, #4
 8001068:	b2d2      	uxtb	r2, r2
 800106a:	440b      	add	r3, r1
 800106c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001070:	e00a      	b.n	8001088 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	b2da      	uxtb	r2, r3
 8001076:	4908      	ldr	r1, [pc, #32]	@ (8001098 <__NVIC_SetPriority+0x50>)
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	f003 030f 	and.w	r3, r3, #15
 800107e:	3b04      	subs	r3, #4
 8001080:	0112      	lsls	r2, r2, #4
 8001082:	b2d2      	uxtb	r2, r2
 8001084:	440b      	add	r3, r1
 8001086:	761a      	strb	r2, [r3, #24]
}
 8001088:	bf00      	nop
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	e000e100 	.word	0xe000e100
 8001098:	e000ed00 	.word	0xe000ed00

0800109c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800109c:	b480      	push	{r7}
 800109e:	b089      	sub	sp, #36	@ 0x24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	f003 0307 	and.w	r3, r3, #7
 80010ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	f1c3 0307 	rsb	r3, r3, #7
 80010b6:	2b04      	cmp	r3, #4
 80010b8:	bf28      	it	cs
 80010ba:	2304      	movcs	r3, #4
 80010bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	3304      	adds	r3, #4
 80010c2:	2b06      	cmp	r3, #6
 80010c4:	d902      	bls.n	80010cc <NVIC_EncodePriority+0x30>
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	3b03      	subs	r3, #3
 80010ca:	e000      	b.n	80010ce <NVIC_EncodePriority+0x32>
 80010cc:	2300      	movs	r3, #0
 80010ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	43da      	mvns	r2, r3
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	401a      	ands	r2, r3
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	fa01 f303 	lsl.w	r3, r1, r3
 80010ee:	43d9      	mvns	r1, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f4:	4313      	orrs	r3, r2
         );
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3724      	adds	r7, #36	@ 0x24
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
	...

08001104 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	3b01      	subs	r3, #1
 8001110:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001114:	d301      	bcc.n	800111a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001116:	2301      	movs	r3, #1
 8001118:	e00f      	b.n	800113a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800111a:	4a0a      	ldr	r2, [pc, #40]	@ (8001144 <SysTick_Config+0x40>)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	3b01      	subs	r3, #1
 8001120:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001122:	210f      	movs	r1, #15
 8001124:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001128:	f7ff ff8e 	bl	8001048 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <SysTick_Config+0x40>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001132:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <SysTick_Config+0x40>)
 8001134:	2207      	movs	r2, #7
 8001136:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	e000e010 	.word	0xe000e010

08001148 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ff29 	bl	8000fa8 <__NVIC_SetPriorityGrouping>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800115e:	b580      	push	{r7, lr}
 8001160:	b086      	sub	sp, #24
 8001162:	af00      	add	r7, sp, #0
 8001164:	4603      	mov	r3, r0
 8001166:	60b9      	str	r1, [r7, #8]
 8001168:	607a      	str	r2, [r7, #4]
 800116a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001170:	f7ff ff3e 	bl	8000ff0 <__NVIC_GetPriorityGrouping>
 8001174:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	68b9      	ldr	r1, [r7, #8]
 800117a:	6978      	ldr	r0, [r7, #20]
 800117c:	f7ff ff8e 	bl	800109c <NVIC_EncodePriority>
 8001180:	4602      	mov	r2, r0
 8001182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001186:	4611      	mov	r1, r2
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff ff5d 	bl	8001048 <__NVIC_SetPriority>
}
 800118e:	bf00      	nop
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b082      	sub	sp, #8
 800119a:	af00      	add	r7, sp, #0
 800119c:	4603      	mov	r3, r0
 800119e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff ff31 	bl	800100c <__NVIC_EnableIRQ>
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f7ff ffa2 	bl	8001104 <SysTick_Config>
 80011c0:	4603      	mov	r3, r0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
	...

080011cc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	d106      	bne.n	80011e8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a08      	ldr	r2, [pc, #32]	@ (8001200 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80011e0:	f043 0304 	orr.w	r3, r3, #4
 80011e4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80011e6:	e005      	b.n	80011f4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80011e8:	4b05      	ldr	r3, [pc, #20]	@ (8001200 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a04      	ldr	r2, [pc, #16]	@ (8001200 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80011ee:	f023 0304 	bic.w	r3, r3, #4
 80011f2:	6013      	str	r3, [r2, #0]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	e000e010 	.word	0xe000e010

08001204 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001208:	f000 f802 	bl	8001210 <HAL_SYSTICK_Callback>
}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}

08001210 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
	...

08001220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	@ 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800122a:	2300      	movs	r3, #0
 800122c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001236:	2300      	movs	r3, #0
 8001238:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800123a:	2300      	movs	r3, #0
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	e175      	b.n	800152c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001240:	2201      	movs	r2, #1
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	697a      	ldr	r2, [r7, #20]
 8001250:	4013      	ands	r3, r2
 8001252:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	429a      	cmp	r2, r3
 800125a:	f040 8164 	bne.w	8001526 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f003 0303 	and.w	r3, r3, #3
 8001266:	2b01      	cmp	r3, #1
 8001268:	d005      	beq.n	8001276 <HAL_GPIO_Init+0x56>
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f003 0303 	and.w	r3, r3, #3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d130      	bne.n	80012d8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	2203      	movs	r2, #3
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43db      	mvns	r3, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4013      	ands	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	68da      	ldr	r2, [r3, #12]
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	4313      	orrs	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012ac:	2201      	movs	r2, #1
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	091b      	lsrs	r3, r3, #4
 80012c2:	f003 0201 	and.w	r2, r3, #1
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f003 0303 	and.w	r3, r3, #3
 80012e0:	2b03      	cmp	r3, #3
 80012e2:	d017      	beq.n	8001314 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	2203      	movs	r2, #3
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4013      	ands	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	689a      	ldr	r2, [r3, #8]
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f003 0303 	and.w	r3, r3, #3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d123      	bne.n	8001368 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	08da      	lsrs	r2, r3, #3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3208      	adds	r2, #8
 8001328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800132c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	f003 0307 	and.w	r3, r3, #7
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	220f      	movs	r2, #15
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	43db      	mvns	r3, r3
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	4013      	ands	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	691a      	ldr	r2, [r3, #16]
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	69ba      	ldr	r2, [r7, #24]
 8001356:	4313      	orrs	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	08da      	lsrs	r2, r3, #3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	3208      	adds	r2, #8
 8001362:	69b9      	ldr	r1, [r7, #24]
 8001364:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	2203      	movs	r2, #3
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	43db      	mvns	r3, r3
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	4013      	ands	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f003 0203 	and.w	r2, r3, #3
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f000 80be 	beq.w	8001526 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013aa:	4b66      	ldr	r3, [pc, #408]	@ (8001544 <HAL_GPIO_Init+0x324>)
 80013ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ae:	4a65      	ldr	r2, [pc, #404]	@ (8001544 <HAL_GPIO_Init+0x324>)
 80013b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013b6:	4b63      	ldr	r3, [pc, #396]	@ (8001544 <HAL_GPIO_Init+0x324>)
 80013b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80013c2:	4a61      	ldr	r2, [pc, #388]	@ (8001548 <HAL_GPIO_Init+0x328>)
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	089b      	lsrs	r3, r3, #2
 80013c8:	3302      	adds	r3, #2
 80013ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	f003 0303 	and.w	r3, r3, #3
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	220f      	movs	r2, #15
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	43db      	mvns	r3, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4013      	ands	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a58      	ldr	r2, [pc, #352]	@ (800154c <HAL_GPIO_Init+0x32c>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d037      	beq.n	800145e <HAL_GPIO_Init+0x23e>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a57      	ldr	r2, [pc, #348]	@ (8001550 <HAL_GPIO_Init+0x330>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d031      	beq.n	800145a <HAL_GPIO_Init+0x23a>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a56      	ldr	r2, [pc, #344]	@ (8001554 <HAL_GPIO_Init+0x334>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d02b      	beq.n	8001456 <HAL_GPIO_Init+0x236>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4a55      	ldr	r2, [pc, #340]	@ (8001558 <HAL_GPIO_Init+0x338>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d025      	beq.n	8001452 <HAL_GPIO_Init+0x232>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a54      	ldr	r2, [pc, #336]	@ (800155c <HAL_GPIO_Init+0x33c>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d01f      	beq.n	800144e <HAL_GPIO_Init+0x22e>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a53      	ldr	r2, [pc, #332]	@ (8001560 <HAL_GPIO_Init+0x340>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d019      	beq.n	800144a <HAL_GPIO_Init+0x22a>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a52      	ldr	r2, [pc, #328]	@ (8001564 <HAL_GPIO_Init+0x344>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d013      	beq.n	8001446 <HAL_GPIO_Init+0x226>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a51      	ldr	r2, [pc, #324]	@ (8001568 <HAL_GPIO_Init+0x348>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d00d      	beq.n	8001442 <HAL_GPIO_Init+0x222>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a50      	ldr	r2, [pc, #320]	@ (800156c <HAL_GPIO_Init+0x34c>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d007      	beq.n	800143e <HAL_GPIO_Init+0x21e>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a4f      	ldr	r2, [pc, #316]	@ (8001570 <HAL_GPIO_Init+0x350>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d101      	bne.n	800143a <HAL_GPIO_Init+0x21a>
 8001436:	2309      	movs	r3, #9
 8001438:	e012      	b.n	8001460 <HAL_GPIO_Init+0x240>
 800143a:	230a      	movs	r3, #10
 800143c:	e010      	b.n	8001460 <HAL_GPIO_Init+0x240>
 800143e:	2308      	movs	r3, #8
 8001440:	e00e      	b.n	8001460 <HAL_GPIO_Init+0x240>
 8001442:	2307      	movs	r3, #7
 8001444:	e00c      	b.n	8001460 <HAL_GPIO_Init+0x240>
 8001446:	2306      	movs	r3, #6
 8001448:	e00a      	b.n	8001460 <HAL_GPIO_Init+0x240>
 800144a:	2305      	movs	r3, #5
 800144c:	e008      	b.n	8001460 <HAL_GPIO_Init+0x240>
 800144e:	2304      	movs	r3, #4
 8001450:	e006      	b.n	8001460 <HAL_GPIO_Init+0x240>
 8001452:	2303      	movs	r3, #3
 8001454:	e004      	b.n	8001460 <HAL_GPIO_Init+0x240>
 8001456:	2302      	movs	r3, #2
 8001458:	e002      	b.n	8001460 <HAL_GPIO_Init+0x240>
 800145a:	2301      	movs	r3, #1
 800145c:	e000      	b.n	8001460 <HAL_GPIO_Init+0x240>
 800145e:	2300      	movs	r3, #0
 8001460:	69fa      	ldr	r2, [r7, #28]
 8001462:	f002 0203 	and.w	r2, r2, #3
 8001466:	0092      	lsls	r2, r2, #2
 8001468:	4093      	lsls	r3, r2
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4313      	orrs	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001470:	4935      	ldr	r1, [pc, #212]	@ (8001548 <HAL_GPIO_Init+0x328>)
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	089b      	lsrs	r3, r3, #2
 8001476:	3302      	adds	r3, #2
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800147e:	4b3d      	ldr	r3, [pc, #244]	@ (8001574 <HAL_GPIO_Init+0x354>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	43db      	mvns	r3, r3
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	4013      	ands	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d003      	beq.n	80014a2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	4313      	orrs	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014a2:	4a34      	ldr	r2, [pc, #208]	@ (8001574 <HAL_GPIO_Init+0x354>)
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014a8:	4b32      	ldr	r3, [pc, #200]	@ (8001574 <HAL_GPIO_Init+0x354>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	43db      	mvns	r3, r3
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	4013      	ands	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d003      	beq.n	80014cc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014cc:	4a29      	ldr	r2, [pc, #164]	@ (8001574 <HAL_GPIO_Init+0x354>)
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014d2:	4b28      	ldr	r3, [pc, #160]	@ (8001574 <HAL_GPIO_Init+0x354>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	43db      	mvns	r3, r3
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	4013      	ands	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d003      	beq.n	80014f6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001574 <HAL_GPIO_Init+0x354>)
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001574 <HAL_GPIO_Init+0x354>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d003      	beq.n	8001520 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	4313      	orrs	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001520:	4a14      	ldr	r2, [pc, #80]	@ (8001574 <HAL_GPIO_Init+0x354>)
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	3301      	adds	r3, #1
 800152a:	61fb      	str	r3, [r7, #28]
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	2b0f      	cmp	r3, #15
 8001530:	f67f ae86 	bls.w	8001240 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001534:	bf00      	nop
 8001536:	bf00      	nop
 8001538:	3724      	adds	r7, #36	@ 0x24
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40023800 	.word	0x40023800
 8001548:	40013800 	.word	0x40013800
 800154c:	40020000 	.word	0x40020000
 8001550:	40020400 	.word	0x40020400
 8001554:	40020800 	.word	0x40020800
 8001558:	40020c00 	.word	0x40020c00
 800155c:	40021000 	.word	0x40021000
 8001560:	40021400 	.word	0x40021400
 8001564:	40021800 	.word	0x40021800
 8001568:	40021c00 	.word	0x40021c00
 800156c:	40022000 	.word	0x40022000
 8001570:	40022400 	.word	0x40022400
 8001574:	40013c00 	.word	0x40013c00

08001578 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	460b      	mov	r3, r1
 8001582:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	691a      	ldr	r2, [r3, #16]
 8001588:	887b      	ldrh	r3, [r7, #2]
 800158a:	4013      	ands	r3, r2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d002      	beq.n	8001596 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001590:	2301      	movs	r3, #1
 8001592:	73fb      	strb	r3, [r7, #15]
 8001594:	e001      	b.n	800159a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001596:	2300      	movs	r3, #0
 8001598:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800159a:	7bfb      	ldrb	r3, [r7, #15]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3714      	adds	r7, #20
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80015b0:	2300      	movs	r3, #0
 80015b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d101      	bne.n	80015be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e29b      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f000 8087 	beq.w	80016da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015cc:	4b96      	ldr	r3, [pc, #600]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	f003 030c 	and.w	r3, r3, #12
 80015d4:	2b04      	cmp	r3, #4
 80015d6:	d00c      	beq.n	80015f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015d8:	4b93      	ldr	r3, [pc, #588]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	f003 030c 	and.w	r3, r3, #12
 80015e0:	2b08      	cmp	r3, #8
 80015e2:	d112      	bne.n	800160a <HAL_RCC_OscConfig+0x62>
 80015e4:	4b90      	ldr	r3, [pc, #576]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80015f0:	d10b      	bne.n	800160a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015f2:	4b8d      	ldr	r3, [pc, #564]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d06c      	beq.n	80016d8 <HAL_RCC_OscConfig+0x130>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d168      	bne.n	80016d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e275      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001612:	d106      	bne.n	8001622 <HAL_RCC_OscConfig+0x7a>
 8001614:	4b84      	ldr	r3, [pc, #528]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a83      	ldr	r2, [pc, #524]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800161a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800161e:	6013      	str	r3, [r2, #0]
 8001620:	e02e      	b.n	8001680 <HAL_RCC_OscConfig+0xd8>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d10c      	bne.n	8001644 <HAL_RCC_OscConfig+0x9c>
 800162a:	4b7f      	ldr	r3, [pc, #508]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a7e      	ldr	r2, [pc, #504]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001630:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	4b7c      	ldr	r3, [pc, #496]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a7b      	ldr	r2, [pc, #492]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800163c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	e01d      	b.n	8001680 <HAL_RCC_OscConfig+0xd8>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800164c:	d10c      	bne.n	8001668 <HAL_RCC_OscConfig+0xc0>
 800164e:	4b76      	ldr	r3, [pc, #472]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a75      	ldr	r2, [pc, #468]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001654:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001658:	6013      	str	r3, [r2, #0]
 800165a:	4b73      	ldr	r3, [pc, #460]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a72      	ldr	r2, [pc, #456]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	e00b      	b.n	8001680 <HAL_RCC_OscConfig+0xd8>
 8001668:	4b6f      	ldr	r3, [pc, #444]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a6e      	ldr	r2, [pc, #440]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800166e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	4b6c      	ldr	r3, [pc, #432]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a6b      	ldr	r2, [pc, #428]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800167a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800167e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d013      	beq.n	80016b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001688:	f7ff fc82 	bl	8000f90 <HAL_GetTick>
 800168c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168e:	e008      	b.n	80016a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001690:	f7ff fc7e 	bl	8000f90 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b64      	cmp	r3, #100	@ 0x64
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e229      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016a2:	4b61      	ldr	r3, [pc, #388]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0f0      	beq.n	8001690 <HAL_RCC_OscConfig+0xe8>
 80016ae:	e014      	b.n	80016da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b0:	f7ff fc6e 	bl	8000f90 <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b8:	f7ff fc6a 	bl	8000f90 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b64      	cmp	r3, #100	@ 0x64
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e215      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ca:	4b57      	ldr	r3, [pc, #348]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f0      	bne.n	80016b8 <HAL_RCC_OscConfig+0x110>
 80016d6:	e000      	b.n	80016da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d069      	beq.n	80017ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016e6:	4b50      	ldr	r3, [pc, #320]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f003 030c 	and.w	r3, r3, #12
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d00b      	beq.n	800170a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016f2:	4b4d      	ldr	r3, [pc, #308]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f003 030c 	and.w	r3, r3, #12
 80016fa:	2b08      	cmp	r3, #8
 80016fc:	d11c      	bne.n	8001738 <HAL_RCC_OscConfig+0x190>
 80016fe:	4b4a      	ldr	r3, [pc, #296]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d116      	bne.n	8001738 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800170a:	4b47      	ldr	r3, [pc, #284]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d005      	beq.n	8001722 <HAL_RCC_OscConfig+0x17a>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d001      	beq.n	8001722 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e1e9      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001722:	4b41      	ldr	r3, [pc, #260]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	493d      	ldr	r1, [pc, #244]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001732:	4313      	orrs	r3, r2
 8001734:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001736:	e040      	b.n	80017ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d023      	beq.n	8001788 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001740:	4b39      	ldr	r3, [pc, #228]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a38      	ldr	r2, [pc, #224]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800174c:	f7ff fc20 	bl	8000f90 <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001752:	e008      	b.n	8001766 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001754:	f7ff fc1c 	bl	8000f90 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	2b02      	cmp	r3, #2
 8001760:	d901      	bls.n	8001766 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001762:	2303      	movs	r3, #3
 8001764:	e1c7      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001766:	4b30      	ldr	r3, [pc, #192]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d0f0      	beq.n	8001754 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001772:	4b2d      	ldr	r3, [pc, #180]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	00db      	lsls	r3, r3, #3
 8001780:	4929      	ldr	r1, [pc, #164]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001782:	4313      	orrs	r3, r2
 8001784:	600b      	str	r3, [r1, #0]
 8001786:	e018      	b.n	80017ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001788:	4b27      	ldr	r3, [pc, #156]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a26      	ldr	r2, [pc, #152]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 800178e:	f023 0301 	bic.w	r3, r3, #1
 8001792:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001794:	f7ff fbfc 	bl	8000f90 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800179c:	f7ff fbf8 	bl	8000f90 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e1a3      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f0      	bne.n	800179c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0308 	and.w	r3, r3, #8
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d038      	beq.n	8001838 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d019      	beq.n	8001802 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017ce:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80017d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017d2:	4a15      	ldr	r2, [pc, #84]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017da:	f7ff fbd9 	bl	8000f90 <HAL_GetTick>
 80017de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017e0:	e008      	b.n	80017f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e2:	f7ff fbd5 	bl	8000f90 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e180      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 80017f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0f0      	beq.n	80017e2 <HAL_RCC_OscConfig+0x23a>
 8001800:	e01a      	b.n	8001838 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001802:	4b09      	ldr	r3, [pc, #36]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001804:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001806:	4a08      	ldr	r2, [pc, #32]	@ (8001828 <HAL_RCC_OscConfig+0x280>)
 8001808:	f023 0301 	bic.w	r3, r3, #1
 800180c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800180e:	f7ff fbbf 	bl	8000f90 <HAL_GetTick>
 8001812:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001814:	e00a      	b.n	800182c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001816:	f7ff fbbb 	bl	8000f90 <HAL_GetTick>
 800181a:	4602      	mov	r2, r0
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d903      	bls.n	800182c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e166      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
 8001828:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800182c:	4b92      	ldr	r3, [pc, #584]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 800182e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001830:	f003 0302 	and.w	r3, r3, #2
 8001834:	2b00      	cmp	r3, #0
 8001836:	d1ee      	bne.n	8001816 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0304 	and.w	r3, r3, #4
 8001840:	2b00      	cmp	r3, #0
 8001842:	f000 80a4 	beq.w	800198e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001846:	4b8c      	ldr	r3, [pc, #560]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d10d      	bne.n	800186e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001852:	4b89      	ldr	r3, [pc, #548]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001856:	4a88      	ldr	r2, [pc, #544]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001858:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800185c:	6413      	str	r3, [r2, #64]	@ 0x40
 800185e:	4b86      	ldr	r3, [pc, #536]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800186a:	2301      	movs	r3, #1
 800186c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800186e:	4b83      	ldr	r3, [pc, #524]	@ (8001a7c <HAL_RCC_OscConfig+0x4d4>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001876:	2b00      	cmp	r3, #0
 8001878:	d118      	bne.n	80018ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800187a:	4b80      	ldr	r3, [pc, #512]	@ (8001a7c <HAL_RCC_OscConfig+0x4d4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a7f      	ldr	r2, [pc, #508]	@ (8001a7c <HAL_RCC_OscConfig+0x4d4>)
 8001880:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001884:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001886:	f7ff fb83 	bl	8000f90 <HAL_GetTick>
 800188a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800188c:	e008      	b.n	80018a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800188e:	f7ff fb7f 	bl	8000f90 <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b64      	cmp	r3, #100	@ 0x64
 800189a:	d901      	bls.n	80018a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e12a      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018a0:	4b76      	ldr	r3, [pc, #472]	@ (8001a7c <HAL_RCC_OscConfig+0x4d4>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d0f0      	beq.n	800188e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d106      	bne.n	80018c2 <HAL_RCC_OscConfig+0x31a>
 80018b4:	4b70      	ldr	r3, [pc, #448]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018b8:	4a6f      	ldr	r2, [pc, #444]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018ba:	f043 0301 	orr.w	r3, r3, #1
 80018be:	6713      	str	r3, [r2, #112]	@ 0x70
 80018c0:	e02d      	b.n	800191e <HAL_RCC_OscConfig+0x376>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d10c      	bne.n	80018e4 <HAL_RCC_OscConfig+0x33c>
 80018ca:	4b6b      	ldr	r3, [pc, #428]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ce:	4a6a      	ldr	r2, [pc, #424]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018d0:	f023 0301 	bic.w	r3, r3, #1
 80018d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80018d6:	4b68      	ldr	r3, [pc, #416]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018da:	4a67      	ldr	r2, [pc, #412]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018dc:	f023 0304 	bic.w	r3, r3, #4
 80018e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80018e2:	e01c      	b.n	800191e <HAL_RCC_OscConfig+0x376>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	2b05      	cmp	r3, #5
 80018ea:	d10c      	bne.n	8001906 <HAL_RCC_OscConfig+0x35e>
 80018ec:	4b62      	ldr	r3, [pc, #392]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018f0:	4a61      	ldr	r2, [pc, #388]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018f2:	f043 0304 	orr.w	r3, r3, #4
 80018f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80018f8:	4b5f      	ldr	r3, [pc, #380]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018fc:	4a5e      	ldr	r2, [pc, #376]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80018fe:	f043 0301 	orr.w	r3, r3, #1
 8001902:	6713      	str	r3, [r2, #112]	@ 0x70
 8001904:	e00b      	b.n	800191e <HAL_RCC_OscConfig+0x376>
 8001906:	4b5c      	ldr	r3, [pc, #368]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800190a:	4a5b      	ldr	r2, [pc, #364]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 800190c:	f023 0301 	bic.w	r3, r3, #1
 8001910:	6713      	str	r3, [r2, #112]	@ 0x70
 8001912:	4b59      	ldr	r3, [pc, #356]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001916:	4a58      	ldr	r2, [pc, #352]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001918:	f023 0304 	bic.w	r3, r3, #4
 800191c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d015      	beq.n	8001952 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001926:	f7ff fb33 	bl	8000f90 <HAL_GetTick>
 800192a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192c:	e00a      	b.n	8001944 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800192e:	f7ff fb2f 	bl	8000f90 <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800193c:	4293      	cmp	r3, r2
 800193e:	d901      	bls.n	8001944 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e0d8      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001944:	4b4c      	ldr	r3, [pc, #304]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001948:	f003 0302 	and.w	r3, r3, #2
 800194c:	2b00      	cmp	r3, #0
 800194e:	d0ee      	beq.n	800192e <HAL_RCC_OscConfig+0x386>
 8001950:	e014      	b.n	800197c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001952:	f7ff fb1d 	bl	8000f90 <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001958:	e00a      	b.n	8001970 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800195a:	f7ff fb19 	bl	8000f90 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001968:	4293      	cmp	r3, r2
 800196a:	d901      	bls.n	8001970 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e0c2      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001970:	4b41      	ldr	r3, [pc, #260]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	2b00      	cmp	r3, #0
 800197a:	d1ee      	bne.n	800195a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800197c:	7dfb      	ldrb	r3, [r7, #23]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d105      	bne.n	800198e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001982:	4b3d      	ldr	r3, [pc, #244]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	4a3c      	ldr	r2, [pc, #240]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001988:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800198c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 80ae 	beq.w	8001af4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001998:	4b37      	ldr	r3, [pc, #220]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f003 030c 	and.w	r3, r3, #12
 80019a0:	2b08      	cmp	r3, #8
 80019a2:	d06d      	beq.n	8001a80 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d14b      	bne.n	8001a44 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ac:	4b32      	ldr	r3, [pc, #200]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a31      	ldr	r2, [pc, #196]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80019b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b8:	f7ff faea 	bl	8000f90 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c0:	f7ff fae6 	bl	8000f90 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e091      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d2:	4b29      	ldr	r3, [pc, #164]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69da      	ldr	r2, [r3, #28]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a1b      	ldr	r3, [r3, #32]
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ec:	019b      	lsls	r3, r3, #6
 80019ee:	431a      	orrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f4:	085b      	lsrs	r3, r3, #1
 80019f6:	3b01      	subs	r3, #1
 80019f8:	041b      	lsls	r3, r3, #16
 80019fa:	431a      	orrs	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a00:	061b      	lsls	r3, r3, #24
 8001a02:	431a      	orrs	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a08:	071b      	lsls	r3, r3, #28
 8001a0a:	491b      	ldr	r1, [pc, #108]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a10:	4b19      	ldr	r3, [pc, #100]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a18      	ldr	r2, [pc, #96]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001a16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1c:	f7ff fab8 	bl	8000f90 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a24:	f7ff fab4 	bl	8000f90 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e05f      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a36:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0x47c>
 8001a42:	e057      	b.n	8001af4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a44:	4b0c      	ldr	r3, [pc, #48]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a0b      	ldr	r2, [pc, #44]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001a4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a50:	f7ff fa9e 	bl	8000f90 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a58:	f7ff fa9a 	bl	8000f90 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e045      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a6a:	4b03      	ldr	r3, [pc, #12]	@ (8001a78 <HAL_RCC_OscConfig+0x4d0>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1f0      	bne.n	8001a58 <HAL_RCC_OscConfig+0x4b0>
 8001a76:	e03d      	b.n	8001af4 <HAL_RCC_OscConfig+0x54c>
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001a80:	4b1f      	ldr	r3, [pc, #124]	@ (8001b00 <HAL_RCC_OscConfig+0x558>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d030      	beq.n	8001af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d129      	bne.n	8001af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d122      	bne.n	8001af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ab6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d119      	bne.n	8001af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac6:	085b      	lsrs	r3, r3, #1
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d10f      	bne.n	8001af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ada:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d107      	bne.n	8001af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d001      	beq.n	8001af4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e000      	b.n	8001af6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800

08001b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d101      	bne.n	8001b1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e0d0      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b1c:	4b6a      	ldr	r3, [pc, #424]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 030f 	and.w	r3, r3, #15
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d910      	bls.n	8001b4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2a:	4b67      	ldr	r3, [pc, #412]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f023 020f 	bic.w	r2, r3, #15
 8001b32:	4965      	ldr	r1, [pc, #404]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3a:	4b63      	ldr	r3, [pc, #396]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 030f 	and.w	r3, r3, #15
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d001      	beq.n	8001b4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e0b8      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d020      	beq.n	8001b9a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0304 	and.w	r3, r3, #4
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d005      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b64:	4b59      	ldr	r3, [pc, #356]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	4a58      	ldr	r2, [pc, #352]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001b6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0308 	and.w	r3, r3, #8
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d005      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b7c:	4b53      	ldr	r3, [pc, #332]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	4a52      	ldr	r2, [pc, #328]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001b82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b88:	4b50      	ldr	r3, [pc, #320]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	494d      	ldr	r1, [pc, #308]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d040      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d107      	bne.n	8001bbe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bae:	4b47      	ldr	r3, [pc, #284]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d115      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e07f      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d107      	bne.n	8001bd6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bc6:	4b41      	ldr	r3, [pc, #260]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d109      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e073      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e06b      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001be6:	4b39      	ldr	r3, [pc, #228]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f023 0203 	bic.w	r2, r3, #3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	4936      	ldr	r1, [pc, #216]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bf8:	f7ff f9ca 	bl	8000f90 <HAL_GetTick>
 8001bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfe:	e00a      	b.n	8001c16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c00:	f7ff f9c6 	bl	8000f90 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e053      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c16:	4b2d      	ldr	r3, [pc, #180]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 020c 	and.w	r2, r3, #12
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d1eb      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c28:	4b27      	ldr	r3, [pc, #156]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 030f 	and.w	r3, r3, #15
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d210      	bcs.n	8001c58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c36:	4b24      	ldr	r3, [pc, #144]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f023 020f 	bic.w	r2, r3, #15
 8001c3e:	4922      	ldr	r1, [pc, #136]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c46:	4b20      	ldr	r3, [pc, #128]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 030f 	and.w	r3, r3, #15
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d001      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e032      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d008      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c64:	4b19      	ldr	r3, [pc, #100]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	4916      	ldr	r1, [pc, #88]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d009      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c82:	4b12      	ldr	r3, [pc, #72]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	490e      	ldr	r1, [pc, #56]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c96:	f000 f821 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	091b      	lsrs	r3, r3, #4
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	490a      	ldr	r1, [pc, #40]	@ (8001cd0 <HAL_RCC_ClockConfig+0x1cc>)
 8001ca8:	5ccb      	ldrb	r3, [r1, r3]
 8001caa:	fa22 f303 	lsr.w	r3, r2, r3
 8001cae:	4a09      	ldr	r2, [pc, #36]	@ (8001cd4 <HAL_RCC_ClockConfig+0x1d0>)
 8001cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001cb2:	4b09      	ldr	r3, [pc, #36]	@ (8001cd8 <HAL_RCC_ClockConfig+0x1d4>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff f926 	bl	8000f08 <HAL_InitTick>

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40023c00 	.word	0x40023c00
 8001ccc:	40023800 	.word	0x40023800
 8001cd0:	08004294 	.word	0x08004294
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	20000004 	.word	0x20000004

08001cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ce0:	b090      	sub	sp, #64	@ 0x40
 8001ce2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ce8:	2300      	movs	r3, #0
 8001cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001cec:	2300      	movs	r3, #0
 8001cee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cf4:	4b59      	ldr	r3, [pc, #356]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 030c 	and.w	r3, r3, #12
 8001cfc:	2b08      	cmp	r3, #8
 8001cfe:	d00d      	beq.n	8001d1c <HAL_RCC_GetSysClockFreq+0x40>
 8001d00:	2b08      	cmp	r3, #8
 8001d02:	f200 80a1 	bhi.w	8001e48 <HAL_RCC_GetSysClockFreq+0x16c>
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d002      	beq.n	8001d10 <HAL_RCC_GetSysClockFreq+0x34>
 8001d0a:	2b04      	cmp	r3, #4
 8001d0c:	d003      	beq.n	8001d16 <HAL_RCC_GetSysClockFreq+0x3a>
 8001d0e:	e09b      	b.n	8001e48 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d10:	4b53      	ldr	r3, [pc, #332]	@ (8001e60 <HAL_RCC_GetSysClockFreq+0x184>)
 8001d12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d14:	e09b      	b.n	8001e4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d16:	4b53      	ldr	r3, [pc, #332]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d1a:	e098      	b.n	8001e4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d1c:	4b4f      	ldr	r3, [pc, #316]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001d26:	4b4d      	ldr	r3, [pc, #308]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d028      	beq.n	8001d84 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d32:	4b4a      	ldr	r3, [pc, #296]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	099b      	lsrs	r3, r3, #6
 8001d38:	2200      	movs	r2, #0
 8001d3a:	623b      	str	r3, [r7, #32]
 8001d3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8001d3e:	6a3b      	ldr	r3, [r7, #32]
 8001d40:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001d44:	2100      	movs	r1, #0
 8001d46:	4b47      	ldr	r3, [pc, #284]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d48:	fb03 f201 	mul.w	r2, r3, r1
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	fb00 f303 	mul.w	r3, r0, r3
 8001d52:	4413      	add	r3, r2
 8001d54:	4a43      	ldr	r2, [pc, #268]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d56:	fba0 1202 	umull	r1, r2, r0, r2
 8001d5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d5c:	460a      	mov	r2, r1
 8001d5e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001d60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d62:	4413      	add	r3, r2
 8001d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d68:	2200      	movs	r2, #0
 8001d6a:	61bb      	str	r3, [r7, #24]
 8001d6c:	61fa      	str	r2, [r7, #28]
 8001d6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d76:	f7fe fabb 	bl	80002f0 <__aeabi_uldivmod>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4613      	mov	r3, r2
 8001d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d82:	e053      	b.n	8001e2c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d84:	4b35      	ldr	r3, [pc, #212]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	099b      	lsrs	r3, r3, #6
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	613b      	str	r3, [r7, #16]
 8001d8e:	617a      	str	r2, [r7, #20]
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001d96:	f04f 0b00 	mov.w	fp, #0
 8001d9a:	4652      	mov	r2, sl
 8001d9c:	465b      	mov	r3, fp
 8001d9e:	f04f 0000 	mov.w	r0, #0
 8001da2:	f04f 0100 	mov.w	r1, #0
 8001da6:	0159      	lsls	r1, r3, #5
 8001da8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dac:	0150      	lsls	r0, r2, #5
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	ebb2 080a 	subs.w	r8, r2, sl
 8001db6:	eb63 090b 	sbc.w	r9, r3, fp
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	f04f 0300 	mov.w	r3, #0
 8001dc2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001dc6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001dca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001dce:	ebb2 0408 	subs.w	r4, r2, r8
 8001dd2:	eb63 0509 	sbc.w	r5, r3, r9
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	f04f 0300 	mov.w	r3, #0
 8001dde:	00eb      	lsls	r3, r5, #3
 8001de0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001de4:	00e2      	lsls	r2, r4, #3
 8001de6:	4614      	mov	r4, r2
 8001de8:	461d      	mov	r5, r3
 8001dea:	eb14 030a 	adds.w	r3, r4, sl
 8001dee:	603b      	str	r3, [r7, #0]
 8001df0:	eb45 030b 	adc.w	r3, r5, fp
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	f04f 0300 	mov.w	r3, #0
 8001dfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e02:	4629      	mov	r1, r5
 8001e04:	028b      	lsls	r3, r1, #10
 8001e06:	4621      	mov	r1, r4
 8001e08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e0c:	4621      	mov	r1, r4
 8001e0e:	028a      	lsls	r2, r1, #10
 8001e10:	4610      	mov	r0, r2
 8001e12:	4619      	mov	r1, r3
 8001e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e16:	2200      	movs	r2, #0
 8001e18:	60bb      	str	r3, [r7, #8]
 8001e1a:	60fa      	str	r2, [r7, #12]
 8001e1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e20:	f7fe fa66 	bl	80002f0 <__aeabi_uldivmod>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4613      	mov	r3, r2
 8001e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	0c1b      	lsrs	r3, r3, #16
 8001e32:	f003 0303 	and.w	r3, r3, #3
 8001e36:	3301      	adds	r3, #1
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001e3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e44:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e46:	e002      	b.n	8001e4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e48:	4b05      	ldr	r3, [pc, #20]	@ (8001e60 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3740      	adds	r7, #64	@ 0x40
 8001e54:	46bd      	mov	sp, r7
 8001e56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	00f42400 	.word	0x00f42400
 8001e64:	017d7840 	.word	0x017d7840

08001e68 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e6c:	4b03      	ldr	r3, [pc, #12]	@ (8001e7c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	20000000 	.word	0x20000000

08001e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e84:	f7ff fff0 	bl	8001e68 <HAL_RCC_GetHCLKFreq>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ea0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	0a9b      	lsrs	r3, r3, #10
 8001e90:	f003 0307 	and.w	r3, r3, #7
 8001e94:	4903      	ldr	r1, [pc, #12]	@ (8001ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e96:	5ccb      	ldrb	r3, [r1, r3]
 8001e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	080042a4 	.word	0x080042a4

08001ea8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001eac:	f7ff ffdc 	bl	8001e68 <HAL_RCC_GetHCLKFreq>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	0b5b      	lsrs	r3, r3, #13
 8001eb8:	f003 0307 	and.w	r3, r3, #7
 8001ebc:	4903      	ldr	r1, [pc, #12]	@ (8001ecc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ebe:	5ccb      	ldrb	r3, [r1, r3]
 8001ec0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	080042a4 	.word	0x080042a4

08001ed0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e049      	b.n	8001f76 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d106      	bne.n	8001efc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7fe ff34 	bl	8000d64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2202      	movs	r2, #2
 8001f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3304      	adds	r3, #4
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4610      	mov	r0, r2
 8001f10:	f000 fb7e 	bl	8002610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
	...

08001f80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d109      	bne.n	8001fa4 <HAL_TIM_PWM_Start+0x24>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	bf14      	ite	ne
 8001f9c:	2301      	movne	r3, #1
 8001f9e:	2300      	moveq	r3, #0
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	e03c      	b.n	800201e <HAL_TIM_PWM_Start+0x9e>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	2b04      	cmp	r3, #4
 8001fa8:	d109      	bne.n	8001fbe <HAL_TIM_PWM_Start+0x3e>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	bf14      	ite	ne
 8001fb6:	2301      	movne	r3, #1
 8001fb8:	2300      	moveq	r3, #0
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	e02f      	b.n	800201e <HAL_TIM_PWM_Start+0x9e>
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	2b08      	cmp	r3, #8
 8001fc2:	d109      	bne.n	8001fd8 <HAL_TIM_PWM_Start+0x58>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	bf14      	ite	ne
 8001fd0:	2301      	movne	r3, #1
 8001fd2:	2300      	moveq	r3, #0
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	e022      	b.n	800201e <HAL_TIM_PWM_Start+0x9e>
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	2b0c      	cmp	r3, #12
 8001fdc:	d109      	bne.n	8001ff2 <HAL_TIM_PWM_Start+0x72>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	bf14      	ite	ne
 8001fea:	2301      	movne	r3, #1
 8001fec:	2300      	moveq	r3, #0
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	e015      	b.n	800201e <HAL_TIM_PWM_Start+0x9e>
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	2b10      	cmp	r3, #16
 8001ff6:	d109      	bne.n	800200c <HAL_TIM_PWM_Start+0x8c>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b01      	cmp	r3, #1
 8002002:	bf14      	ite	ne
 8002004:	2301      	movne	r3, #1
 8002006:	2300      	moveq	r3, #0
 8002008:	b2db      	uxtb	r3, r3
 800200a:	e008      	b.n	800201e <HAL_TIM_PWM_Start+0x9e>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b01      	cmp	r3, #1
 8002016:	bf14      	ite	ne
 8002018:	2301      	movne	r3, #1
 800201a:	2300      	moveq	r3, #0
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e092      	b.n	800214c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d104      	bne.n	8002036 <HAL_TIM_PWM_Start+0xb6>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2202      	movs	r2, #2
 8002030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002034:	e023      	b.n	800207e <HAL_TIM_PWM_Start+0xfe>
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	2b04      	cmp	r3, #4
 800203a:	d104      	bne.n	8002046 <HAL_TIM_PWM_Start+0xc6>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2202      	movs	r2, #2
 8002040:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002044:	e01b      	b.n	800207e <HAL_TIM_PWM_Start+0xfe>
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	2b08      	cmp	r3, #8
 800204a:	d104      	bne.n	8002056 <HAL_TIM_PWM_Start+0xd6>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2202      	movs	r2, #2
 8002050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002054:	e013      	b.n	800207e <HAL_TIM_PWM_Start+0xfe>
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	2b0c      	cmp	r3, #12
 800205a:	d104      	bne.n	8002066 <HAL_TIM_PWM_Start+0xe6>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2202      	movs	r2, #2
 8002060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002064:	e00b      	b.n	800207e <HAL_TIM_PWM_Start+0xfe>
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	2b10      	cmp	r3, #16
 800206a:	d104      	bne.n	8002076 <HAL_TIM_PWM_Start+0xf6>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2202      	movs	r2, #2
 8002070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002074:	e003      	b.n	800207e <HAL_TIM_PWM_Start+0xfe>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2202      	movs	r2, #2
 800207a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2201      	movs	r2, #1
 8002084:	6839      	ldr	r1, [r7, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f000 fdcc 	bl	8002c24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a30      	ldr	r2, [pc, #192]	@ (8002154 <HAL_TIM_PWM_Start+0x1d4>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d004      	beq.n	80020a0 <HAL_TIM_PWM_Start+0x120>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a2f      	ldr	r2, [pc, #188]	@ (8002158 <HAL_TIM_PWM_Start+0x1d8>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d101      	bne.n	80020a4 <HAL_TIM_PWM_Start+0x124>
 80020a0:	2301      	movs	r3, #1
 80020a2:	e000      	b.n	80020a6 <HAL_TIM_PWM_Start+0x126>
 80020a4:	2300      	movs	r3, #0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d007      	beq.n	80020ba <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020b8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a25      	ldr	r2, [pc, #148]	@ (8002154 <HAL_TIM_PWM_Start+0x1d4>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d022      	beq.n	800210a <HAL_TIM_PWM_Start+0x18a>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020cc:	d01d      	beq.n	800210a <HAL_TIM_PWM_Start+0x18a>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a22      	ldr	r2, [pc, #136]	@ (800215c <HAL_TIM_PWM_Start+0x1dc>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d018      	beq.n	800210a <HAL_TIM_PWM_Start+0x18a>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a20      	ldr	r2, [pc, #128]	@ (8002160 <HAL_TIM_PWM_Start+0x1e0>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d013      	beq.n	800210a <HAL_TIM_PWM_Start+0x18a>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002164 <HAL_TIM_PWM_Start+0x1e4>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d00e      	beq.n	800210a <HAL_TIM_PWM_Start+0x18a>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a19      	ldr	r2, [pc, #100]	@ (8002158 <HAL_TIM_PWM_Start+0x1d8>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d009      	beq.n	800210a <HAL_TIM_PWM_Start+0x18a>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a1b      	ldr	r2, [pc, #108]	@ (8002168 <HAL_TIM_PWM_Start+0x1e8>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d004      	beq.n	800210a <HAL_TIM_PWM_Start+0x18a>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a19      	ldr	r2, [pc, #100]	@ (800216c <HAL_TIM_PWM_Start+0x1ec>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d115      	bne.n	8002136 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	4b17      	ldr	r3, [pc, #92]	@ (8002170 <HAL_TIM_PWM_Start+0x1f0>)
 8002112:	4013      	ands	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2b06      	cmp	r3, #6
 800211a:	d015      	beq.n	8002148 <HAL_TIM_PWM_Start+0x1c8>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002122:	d011      	beq.n	8002148 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f042 0201 	orr.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002134:	e008      	b.n	8002148 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f042 0201 	orr.w	r2, r2, #1
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	e000      	b.n	800214a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002148:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40010000 	.word	0x40010000
 8002158:	40010400 	.word	0x40010400
 800215c:	40000400 	.word	0x40000400
 8002160:	40000800 	.word	0x40000800
 8002164:	40000c00 	.word	0x40000c00
 8002168:	40014000 	.word	0x40014000
 800216c:	40001800 	.word	0x40001800
 8002170:	00010007 	.word	0x00010007

08002174 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d020      	beq.n	80021d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d01b      	beq.n	80021d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f06f 0202 	mvn.w	r2, #2
 80021a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 fa08 	bl	80025d4 <HAL_TIM_IC_CaptureCallback>
 80021c4:	e005      	b.n	80021d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f9fa 	bl	80025c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 fa0b 	bl	80025e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	f003 0304 	and.w	r3, r3, #4
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d020      	beq.n	8002224 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d01b      	beq.n	8002224 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f06f 0204 	mvn.w	r2, #4
 80021f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2202      	movs	r2, #2
 80021fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 f9e2 	bl	80025d4 <HAL_TIM_IC_CaptureCallback>
 8002210:	e005      	b.n	800221e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f9d4 	bl	80025c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f9e5 	bl	80025e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	f003 0308 	and.w	r3, r3, #8
 800222a:	2b00      	cmp	r3, #0
 800222c:	d020      	beq.n	8002270 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f003 0308 	and.w	r3, r3, #8
 8002234:	2b00      	cmp	r3, #0
 8002236:	d01b      	beq.n	8002270 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f06f 0208 	mvn.w	r2, #8
 8002240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2204      	movs	r2, #4
 8002246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	f003 0303 	and.w	r3, r3, #3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d003      	beq.n	800225e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f9bc 	bl	80025d4 <HAL_TIM_IC_CaptureCallback>
 800225c:	e005      	b.n	800226a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 f9ae 	bl	80025c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f000 f9bf 	bl	80025e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	2b00      	cmp	r3, #0
 8002278:	d020      	beq.n	80022bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	f003 0310 	and.w	r3, r3, #16
 8002280:	2b00      	cmp	r3, #0
 8002282:	d01b      	beq.n	80022bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f06f 0210 	mvn.w	r2, #16
 800228c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2208      	movs	r2, #8
 8002292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f996 	bl	80025d4 <HAL_TIM_IC_CaptureCallback>
 80022a8:	e005      	b.n	80022b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 f988 	bl	80025c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 f999 	bl	80025e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	f003 0301 	and.w	r3, r3, #1
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00c      	beq.n	80022e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d007      	beq.n	80022e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f06f 0201 	mvn.w	r2, #1
 80022d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 f966 	bl	80025ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d104      	bne.n	80022f4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00c      	beq.n	800230e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d007      	beq.n	800230e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 fcba 	bl	8002c82 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00c      	beq.n	8002332 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800231e:	2b00      	cmp	r3, #0
 8002320:	d007      	beq.n	8002332 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800232a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f000 fcb2 	bl	8002c96 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002338:	2b00      	cmp	r3, #0
 800233a:	d00c      	beq.n	8002356 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002342:	2b00      	cmp	r3, #0
 8002344:	d007      	beq.n	8002356 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800234e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 f953 	bl	80025fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	f003 0320 	and.w	r3, r3, #32
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00c      	beq.n	800237a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f003 0320 	and.w	r3, r3, #32
 8002366:	2b00      	cmp	r3, #0
 8002368:	d007      	beq.n	800237a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f06f 0220 	mvn.w	r2, #32
 8002372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f000 fc7a 	bl	8002c6e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800237a:	bf00      	nop
 800237c:	3710      	adds	r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
	...

08002384 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002390:	2300      	movs	r3, #0
 8002392:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800239a:	2b01      	cmp	r3, #1
 800239c:	d101      	bne.n	80023a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800239e:	2302      	movs	r3, #2
 80023a0:	e0ff      	b.n	80025a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2201      	movs	r2, #1
 80023a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2b14      	cmp	r3, #20
 80023ae:	f200 80f0 	bhi.w	8002592 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80023b2:	a201      	add	r2, pc, #4	@ (adr r2, 80023b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80023b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b8:	0800240d 	.word	0x0800240d
 80023bc:	08002593 	.word	0x08002593
 80023c0:	08002593 	.word	0x08002593
 80023c4:	08002593 	.word	0x08002593
 80023c8:	0800244d 	.word	0x0800244d
 80023cc:	08002593 	.word	0x08002593
 80023d0:	08002593 	.word	0x08002593
 80023d4:	08002593 	.word	0x08002593
 80023d8:	0800248f 	.word	0x0800248f
 80023dc:	08002593 	.word	0x08002593
 80023e0:	08002593 	.word	0x08002593
 80023e4:	08002593 	.word	0x08002593
 80023e8:	080024cf 	.word	0x080024cf
 80023ec:	08002593 	.word	0x08002593
 80023f0:	08002593 	.word	0x08002593
 80023f4:	08002593 	.word	0x08002593
 80023f8:	08002511 	.word	0x08002511
 80023fc:	08002593 	.word	0x08002593
 8002400:	08002593 	.word	0x08002593
 8002404:	08002593 	.word	0x08002593
 8002408:	08002551 	.word	0x08002551
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68b9      	ldr	r1, [r7, #8]
 8002412:	4618      	mov	r0, r3
 8002414:	f000 f9a8 	bl	8002768 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	699a      	ldr	r2, [r3, #24]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0208 	orr.w	r2, r2, #8
 8002426:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	699a      	ldr	r2, [r3, #24]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0204 	bic.w	r2, r2, #4
 8002436:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6999      	ldr	r1, [r3, #24]
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	691a      	ldr	r2, [r3, #16]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	619a      	str	r2, [r3, #24]
      break;
 800244a:	e0a5      	b.n	8002598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68b9      	ldr	r1, [r7, #8]
 8002452:	4618      	mov	r0, r3
 8002454:	f000 f9fa 	bl	800284c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	699a      	ldr	r2, [r3, #24]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002466:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	699a      	ldr	r2, [r3, #24]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002476:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6999      	ldr	r1, [r3, #24]
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	021a      	lsls	r2, r3, #8
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	619a      	str	r2, [r3, #24]
      break;
 800248c:	e084      	b.n	8002598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68b9      	ldr	r1, [r7, #8]
 8002494:	4618      	mov	r0, r3
 8002496:	f000 fa51 	bl	800293c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	69da      	ldr	r2, [r3, #28]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f042 0208 	orr.w	r2, r2, #8
 80024a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	69da      	ldr	r2, [r3, #28]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 0204 	bic.w	r2, r2, #4
 80024b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	69d9      	ldr	r1, [r3, #28]
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	691a      	ldr	r2, [r3, #16]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	61da      	str	r2, [r3, #28]
      break;
 80024cc:	e064      	b.n	8002598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68b9      	ldr	r1, [r7, #8]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f000 faa7 	bl	8002a28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	69da      	ldr	r2, [r3, #28]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	69da      	ldr	r2, [r3, #28]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	69d9      	ldr	r1, [r3, #28]
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	021a      	lsls	r2, r3, #8
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	61da      	str	r2, [r3, #28]
      break;
 800250e:	e043      	b.n	8002598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68b9      	ldr	r1, [r7, #8]
 8002516:	4618      	mov	r0, r3
 8002518:	f000 fade 	bl	8002ad8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f042 0208 	orr.w	r2, r2, #8
 800252a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 0204 	bic.w	r2, r2, #4
 800253a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	691a      	ldr	r2, [r3, #16]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	430a      	orrs	r2, r1
 800254c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800254e:	e023      	b.n	8002598 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68b9      	ldr	r1, [r7, #8]
 8002556:	4618      	mov	r0, r3
 8002558:	f000 fb10 	bl	8002b7c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800256a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800257a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	021a      	lsls	r2, r3, #8
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002590:	e002      	b.n	8002598 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	75fb      	strb	r3, [r7, #23]
      break;
 8002596:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80025a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3718      	adds	r7, #24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop

080025ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a46      	ldr	r2, [pc, #280]	@ (800273c <TIM_Base_SetConfig+0x12c>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d013      	beq.n	8002650 <TIM_Base_SetConfig+0x40>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800262e:	d00f      	beq.n	8002650 <TIM_Base_SetConfig+0x40>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a43      	ldr	r2, [pc, #268]	@ (8002740 <TIM_Base_SetConfig+0x130>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d00b      	beq.n	8002650 <TIM_Base_SetConfig+0x40>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a42      	ldr	r2, [pc, #264]	@ (8002744 <TIM_Base_SetConfig+0x134>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d007      	beq.n	8002650 <TIM_Base_SetConfig+0x40>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a41      	ldr	r2, [pc, #260]	@ (8002748 <TIM_Base_SetConfig+0x138>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d003      	beq.n	8002650 <TIM_Base_SetConfig+0x40>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a40      	ldr	r2, [pc, #256]	@ (800274c <TIM_Base_SetConfig+0x13c>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d108      	bne.n	8002662 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	4313      	orrs	r3, r2
 8002660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a35      	ldr	r2, [pc, #212]	@ (800273c <TIM_Base_SetConfig+0x12c>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d02b      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002670:	d027      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a32      	ldr	r2, [pc, #200]	@ (8002740 <TIM_Base_SetConfig+0x130>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d023      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a31      	ldr	r2, [pc, #196]	@ (8002744 <TIM_Base_SetConfig+0x134>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d01f      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a30      	ldr	r2, [pc, #192]	@ (8002748 <TIM_Base_SetConfig+0x138>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d01b      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a2f      	ldr	r2, [pc, #188]	@ (800274c <TIM_Base_SetConfig+0x13c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d017      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a2e      	ldr	r2, [pc, #184]	@ (8002750 <TIM_Base_SetConfig+0x140>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d013      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a2d      	ldr	r2, [pc, #180]	@ (8002754 <TIM_Base_SetConfig+0x144>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d00f      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a2c      	ldr	r2, [pc, #176]	@ (8002758 <TIM_Base_SetConfig+0x148>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d00b      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a2b      	ldr	r2, [pc, #172]	@ (800275c <TIM_Base_SetConfig+0x14c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d007      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002760 <TIM_Base_SetConfig+0x150>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d003      	beq.n	80026c2 <TIM_Base_SetConfig+0xb2>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a29      	ldr	r2, [pc, #164]	@ (8002764 <TIM_Base_SetConfig+0x154>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d108      	bne.n	80026d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	695b      	ldr	r3, [r3, #20]
 80026de:	4313      	orrs	r3, r2
 80026e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a10      	ldr	r2, [pc, #64]	@ (800273c <TIM_Base_SetConfig+0x12c>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d003      	beq.n	8002708 <TIM_Base_SetConfig+0xf8>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a12      	ldr	r2, [pc, #72]	@ (800274c <TIM_Base_SetConfig+0x13c>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d103      	bne.n	8002710 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	691a      	ldr	r2, [r3, #16]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b01      	cmp	r3, #1
 8002720:	d105      	bne.n	800272e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	f023 0201 	bic.w	r2, r3, #1
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	611a      	str	r2, [r3, #16]
  }
}
 800272e:	bf00      	nop
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	40010000 	.word	0x40010000
 8002740:	40000400 	.word	0x40000400
 8002744:	40000800 	.word	0x40000800
 8002748:	40000c00 	.word	0x40000c00
 800274c:	40010400 	.word	0x40010400
 8002750:	40014000 	.word	0x40014000
 8002754:	40014400 	.word	0x40014400
 8002758:	40014800 	.word	0x40014800
 800275c:	40001800 	.word	0x40001800
 8002760:	40001c00 	.word	0x40001c00
 8002764:	40002000 	.word	0x40002000

08002768 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002768:	b480      	push	{r7}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	f023 0201 	bic.w	r2, r3, #1
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	699b      	ldr	r3, [r3, #24]
 800278e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002790:	68fa      	ldr	r2, [r7, #12]
 8002792:	4b2b      	ldr	r3, [pc, #172]	@ (8002840 <TIM_OC1_SetConfig+0xd8>)
 8002794:	4013      	ands	r3, r2
 8002796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f023 0303 	bic.w	r3, r3, #3
 800279e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	f023 0302 	bic.w	r3, r3, #2
 80027b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	4a21      	ldr	r2, [pc, #132]	@ (8002844 <TIM_OC1_SetConfig+0xdc>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d003      	beq.n	80027cc <TIM_OC1_SetConfig+0x64>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a20      	ldr	r2, [pc, #128]	@ (8002848 <TIM_OC1_SetConfig+0xe0>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d10c      	bne.n	80027e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	f023 0308 	bic.w	r3, r3, #8
 80027d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	4313      	orrs	r3, r2
 80027dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	f023 0304 	bic.w	r3, r3, #4
 80027e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a16      	ldr	r2, [pc, #88]	@ (8002844 <TIM_OC1_SetConfig+0xdc>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d003      	beq.n	80027f6 <TIM_OC1_SetConfig+0x8e>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a15      	ldr	r2, [pc, #84]	@ (8002848 <TIM_OC1_SetConfig+0xe0>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d111      	bne.n	800281a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002804:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4313      	orrs	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	693a      	ldr	r2, [r7, #16]
 8002816:	4313      	orrs	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685a      	ldr	r2, [r3, #4]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	621a      	str	r2, [r3, #32]
}
 8002834:	bf00      	nop
 8002836:	371c      	adds	r7, #28
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr
 8002840:	fffeff8f 	.word	0xfffeff8f
 8002844:	40010000 	.word	0x40010000
 8002848:	40010400 	.word	0x40010400

0800284c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800284c:	b480      	push	{r7}
 800284e:	b087      	sub	sp, #28
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	f023 0210 	bic.w	r2, r3, #16
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	4b2e      	ldr	r3, [pc, #184]	@ (8002930 <TIM_OC2_SetConfig+0xe4>)
 8002878:	4013      	ands	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002882:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	021b      	lsls	r3, r3, #8
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	4313      	orrs	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	f023 0320 	bic.w	r3, r3, #32
 8002896:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	011b      	lsls	r3, r3, #4
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a23      	ldr	r2, [pc, #140]	@ (8002934 <TIM_OC2_SetConfig+0xe8>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d003      	beq.n	80028b4 <TIM_OC2_SetConfig+0x68>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a22      	ldr	r2, [pc, #136]	@ (8002938 <TIM_OC2_SetConfig+0xec>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d10d      	bne.n	80028d0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4a18      	ldr	r2, [pc, #96]	@ (8002934 <TIM_OC2_SetConfig+0xe8>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d003      	beq.n	80028e0 <TIM_OC2_SetConfig+0x94>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a17      	ldr	r2, [pc, #92]	@ (8002938 <TIM_OC2_SetConfig+0xec>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d113      	bne.n	8002908 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80028e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80028ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	695b      	ldr	r3, [r3, #20]
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	621a      	str	r2, [r3, #32]
}
 8002922:	bf00      	nop
 8002924:	371c      	adds	r7, #28
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	feff8fff 	.word	0xfeff8fff
 8002934:	40010000 	.word	0x40010000
 8002938:	40010400 	.word	0x40010400

0800293c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800293c:	b480      	push	{r7}
 800293e:	b087      	sub	sp, #28
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	4b2d      	ldr	r3, [pc, #180]	@ (8002a1c <TIM_OC3_SetConfig+0xe0>)
 8002968:	4013      	ands	r3, r2
 800296a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f023 0303 	bic.w	r3, r3, #3
 8002972:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	4313      	orrs	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002984:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	021b      	lsls	r3, r3, #8
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	4313      	orrs	r3, r2
 8002990:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a22      	ldr	r2, [pc, #136]	@ (8002a20 <TIM_OC3_SetConfig+0xe4>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d003      	beq.n	80029a2 <TIM_OC3_SetConfig+0x66>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a21      	ldr	r2, [pc, #132]	@ (8002a24 <TIM_OC3_SetConfig+0xe8>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d10d      	bne.n	80029be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80029a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	697a      	ldr	r2, [r7, #20]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80029bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a17      	ldr	r2, [pc, #92]	@ (8002a20 <TIM_OC3_SetConfig+0xe4>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d003      	beq.n	80029ce <TIM_OC3_SetConfig+0x92>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a16      	ldr	r2, [pc, #88]	@ (8002a24 <TIM_OC3_SetConfig+0xe8>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d113      	bne.n	80029f6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80029d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80029dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	011b      	lsls	r3, r3, #4
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	697a      	ldr	r2, [r7, #20]
 8002a0e:	621a      	str	r2, [r3, #32]
}
 8002a10:	bf00      	nop
 8002a12:	371c      	adds	r7, #28
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	fffeff8f 	.word	0xfffeff8f
 8002a20:	40010000 	.word	0x40010000
 8002a24:	40010400 	.word	0x40010400

08002a28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b087      	sub	sp, #28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a1b      	ldr	r3, [r3, #32]
 8002a36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002a50:	68fa      	ldr	r2, [r7, #12]
 8002a52:	4b1e      	ldr	r3, [pc, #120]	@ (8002acc <TIM_OC4_SetConfig+0xa4>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	021b      	lsls	r3, r3, #8
 8002a66:	68fa      	ldr	r2, [r7, #12]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002a72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	031b      	lsls	r3, r3, #12
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a13      	ldr	r2, [pc, #76]	@ (8002ad0 <TIM_OC4_SetConfig+0xa8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d003      	beq.n	8002a90 <TIM_OC4_SetConfig+0x68>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	4a12      	ldr	r2, [pc, #72]	@ (8002ad4 <TIM_OC4_SetConfig+0xac>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d109      	bne.n	8002aa4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	695b      	ldr	r3, [r3, #20]
 8002a9c:	019b      	lsls	r3, r3, #6
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	621a      	str	r2, [r3, #32]
}
 8002abe:	bf00      	nop
 8002ac0:	371c      	adds	r7, #28
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	feff8fff 	.word	0xfeff8fff
 8002ad0:	40010000 	.word	0x40010000
 8002ad4:	40010400 	.word	0x40010400

08002ad8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b087      	sub	sp, #28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a1b      	ldr	r3, [r3, #32]
 8002aec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	4b1b      	ldr	r3, [pc, #108]	@ (8002b70 <TIM_OC5_SetConfig+0x98>)
 8002b04:	4013      	ands	r3, r2
 8002b06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002b18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	041b      	lsls	r3, r3, #16
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a12      	ldr	r2, [pc, #72]	@ (8002b74 <TIM_OC5_SetConfig+0x9c>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d003      	beq.n	8002b36 <TIM_OC5_SetConfig+0x5e>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a11      	ldr	r2, [pc, #68]	@ (8002b78 <TIM_OC5_SetConfig+0xa0>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d109      	bne.n	8002b4a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b3c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	021b      	lsls	r3, r3, #8
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685a      	ldr	r2, [r3, #4]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	693a      	ldr	r2, [r7, #16]
 8002b62:	621a      	str	r2, [r3, #32]
}
 8002b64:	bf00      	nop
 8002b66:	371c      	adds	r7, #28
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr
 8002b70:	fffeff8f 	.word	0xfffeff8f
 8002b74:	40010000 	.word	0x40010000
 8002b78:	40010400 	.word	0x40010400

08002b7c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b087      	sub	sp, #28
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002ba4:	68fa      	ldr	r2, [r7, #12]
 8002ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c18 <TIM_OC6_SetConfig+0x9c>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	021b      	lsls	r3, r3, #8
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002bbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	051b      	lsls	r3, r3, #20
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a13      	ldr	r2, [pc, #76]	@ (8002c1c <TIM_OC6_SetConfig+0xa0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d003      	beq.n	8002bdc <TIM_OC6_SetConfig+0x60>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a12      	ldr	r2, [pc, #72]	@ (8002c20 <TIM_OC6_SetConfig+0xa4>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d109      	bne.n	8002bf0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002be2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	029b      	lsls	r3, r3, #10
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	697a      	ldr	r2, [r7, #20]
 8002bf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	621a      	str	r2, [r3, #32]
}
 8002c0a:	bf00      	nop
 8002c0c:	371c      	adds	r7, #28
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	feff8fff 	.word	0xfeff8fff
 8002c1c:	40010000 	.word	0x40010000
 8002c20:	40010400 	.word	0x40010400

08002c24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b087      	sub	sp, #28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	f003 031f 	and.w	r3, r3, #31
 8002c36:	2201      	movs	r2, #1
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6a1a      	ldr	r2, [r3, #32]
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	43db      	mvns	r3, r3
 8002c46:	401a      	ands	r2, r3
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6a1a      	ldr	r2, [r3, #32]
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	621a      	str	r2, [r3, #32]
}
 8002c62:	bf00      	nop
 8002c64:	371c      	adds	r7, #28
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e040      	b.n	8002d3e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d106      	bne.n	8002cd2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f7fe f825 	bl	8000d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2224      	movs	r2, #36	@ 0x24
 8002cd6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0201 	bic.w	r2, r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d002      	beq.n	8002cf6 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f000 fb15 	bl	8003320 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 f8ae 	bl	8002e58 <UART_SetConfig>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e01b      	b.n	8002d3e <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d14:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d24:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f042 0201 	orr.w	r2, r2, #1
 8002d34:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 fb94 	bl	8003464 <UART_CheckIdleState>
 8002d3c:	4603      	mov	r3, r0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3708      	adds	r7, #8
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b08a      	sub	sp, #40	@ 0x28
 8002d4a:	af02      	add	r7, sp, #8
 8002d4c:	60f8      	str	r0, [r7, #12]
 8002d4e:	60b9      	str	r1, [r7, #8]
 8002d50:	603b      	str	r3, [r7, #0]
 8002d52:	4613      	mov	r3, r2
 8002d54:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d5a:	2b20      	cmp	r3, #32
 8002d5c:	d177      	bne.n	8002e4e <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <HAL_UART_Transmit+0x24>
 8002d64:	88fb      	ldrh	r3, [r7, #6]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e070      	b.n	8002e50 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2221      	movs	r2, #33	@ 0x21
 8002d7a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d7c:	f7fe f908 	bl	8000f90 <HAL_GetTick>
 8002d80:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	88fa      	ldrh	r2, [r7, #6]
 8002d86:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	88fa      	ldrh	r2, [r7, #6]
 8002d8e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d9a:	d108      	bne.n	8002dae <HAL_UART_Transmit+0x68>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d104      	bne.n	8002dae <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002da4:	2300      	movs	r3, #0
 8002da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	61bb      	str	r3, [r7, #24]
 8002dac:	e003      	b.n	8002db6 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002db6:	e02f      	b.n	8002e18 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	9300      	str	r3, [sp, #0]
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	2180      	movs	r1, #128	@ 0x80
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 fbf6 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d004      	beq.n	8002dd8 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e03b      	b.n	8002e50 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10b      	bne.n	8002df6 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	461a      	mov	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	3302      	adds	r3, #2
 8002df2:	61bb      	str	r3, [r7, #24]
 8002df4:	e007      	b.n	8002e06 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	781a      	ldrb	r2, [r3, #0]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	3301      	adds	r3, #1
 8002e04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	b29a      	uxth	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1c9      	bne.n	8002db8 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2140      	movs	r1, #64	@ 0x40
 8002e2e:	68f8      	ldr	r0, [r7, #12]
 8002e30:	f000 fbc0 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d004      	beq.n	8002e44 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2220      	movs	r2, #32
 8002e3e:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e005      	b.n	8002e50 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2220      	movs	r2, #32
 8002e48:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e000      	b.n	8002e50 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002e4e:	2302      	movs	r3, #2
  }
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3720      	adds	r7, #32
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b088      	sub	sp, #32
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e60:	2300      	movs	r3, #0
 8002e62:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	431a      	orrs	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	69db      	ldr	r3, [r3, #28]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	4ba6      	ldr	r3, [pc, #664]	@ (800311c <UART_SetConfig+0x2c4>)
 8002e84:	4013      	ands	r3, r2
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6812      	ldr	r2, [r2, #0]
 8002e8a:	6979      	ldr	r1, [r7, #20]
 8002e8c:	430b      	orrs	r3, r1
 8002e8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	68da      	ldr	r2, [r3, #12]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	699b      	ldr	r3, [r3, #24]
 8002eaa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6a1b      	ldr	r3, [r3, #32]
 8002eb0:	697a      	ldr	r2, [r7, #20]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a94      	ldr	r2, [pc, #592]	@ (8003120 <UART_SetConfig+0x2c8>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d120      	bne.n	8002f16 <UART_SetConfig+0xbe>
 8002ed4:	4b93      	ldr	r3, [pc, #588]	@ (8003124 <UART_SetConfig+0x2cc>)
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	2b03      	cmp	r3, #3
 8002ee0:	d816      	bhi.n	8002f10 <UART_SetConfig+0xb8>
 8002ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee8 <UART_SetConfig+0x90>)
 8002ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee8:	08002ef9 	.word	0x08002ef9
 8002eec:	08002f05 	.word	0x08002f05
 8002ef0:	08002eff 	.word	0x08002eff
 8002ef4:	08002f0b 	.word	0x08002f0b
 8002ef8:	2301      	movs	r3, #1
 8002efa:	77fb      	strb	r3, [r7, #31]
 8002efc:	e150      	b.n	80031a0 <UART_SetConfig+0x348>
 8002efe:	2302      	movs	r3, #2
 8002f00:	77fb      	strb	r3, [r7, #31]
 8002f02:	e14d      	b.n	80031a0 <UART_SetConfig+0x348>
 8002f04:	2304      	movs	r3, #4
 8002f06:	77fb      	strb	r3, [r7, #31]
 8002f08:	e14a      	b.n	80031a0 <UART_SetConfig+0x348>
 8002f0a:	2308      	movs	r3, #8
 8002f0c:	77fb      	strb	r3, [r7, #31]
 8002f0e:	e147      	b.n	80031a0 <UART_SetConfig+0x348>
 8002f10:	2310      	movs	r3, #16
 8002f12:	77fb      	strb	r3, [r7, #31]
 8002f14:	e144      	b.n	80031a0 <UART_SetConfig+0x348>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a83      	ldr	r2, [pc, #524]	@ (8003128 <UART_SetConfig+0x2d0>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d132      	bne.n	8002f86 <UART_SetConfig+0x12e>
 8002f20:	4b80      	ldr	r3, [pc, #512]	@ (8003124 <UART_SetConfig+0x2cc>)
 8002f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f26:	f003 030c 	and.w	r3, r3, #12
 8002f2a:	2b0c      	cmp	r3, #12
 8002f2c:	d828      	bhi.n	8002f80 <UART_SetConfig+0x128>
 8002f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f34 <UART_SetConfig+0xdc>)
 8002f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f34:	08002f69 	.word	0x08002f69
 8002f38:	08002f81 	.word	0x08002f81
 8002f3c:	08002f81 	.word	0x08002f81
 8002f40:	08002f81 	.word	0x08002f81
 8002f44:	08002f75 	.word	0x08002f75
 8002f48:	08002f81 	.word	0x08002f81
 8002f4c:	08002f81 	.word	0x08002f81
 8002f50:	08002f81 	.word	0x08002f81
 8002f54:	08002f6f 	.word	0x08002f6f
 8002f58:	08002f81 	.word	0x08002f81
 8002f5c:	08002f81 	.word	0x08002f81
 8002f60:	08002f81 	.word	0x08002f81
 8002f64:	08002f7b 	.word	0x08002f7b
 8002f68:	2300      	movs	r3, #0
 8002f6a:	77fb      	strb	r3, [r7, #31]
 8002f6c:	e118      	b.n	80031a0 <UART_SetConfig+0x348>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	77fb      	strb	r3, [r7, #31]
 8002f72:	e115      	b.n	80031a0 <UART_SetConfig+0x348>
 8002f74:	2304      	movs	r3, #4
 8002f76:	77fb      	strb	r3, [r7, #31]
 8002f78:	e112      	b.n	80031a0 <UART_SetConfig+0x348>
 8002f7a:	2308      	movs	r3, #8
 8002f7c:	77fb      	strb	r3, [r7, #31]
 8002f7e:	e10f      	b.n	80031a0 <UART_SetConfig+0x348>
 8002f80:	2310      	movs	r3, #16
 8002f82:	77fb      	strb	r3, [r7, #31]
 8002f84:	e10c      	b.n	80031a0 <UART_SetConfig+0x348>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a68      	ldr	r2, [pc, #416]	@ (800312c <UART_SetConfig+0x2d4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d120      	bne.n	8002fd2 <UART_SetConfig+0x17a>
 8002f90:	4b64      	ldr	r3, [pc, #400]	@ (8003124 <UART_SetConfig+0x2cc>)
 8002f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f96:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f9a:	2b30      	cmp	r3, #48	@ 0x30
 8002f9c:	d013      	beq.n	8002fc6 <UART_SetConfig+0x16e>
 8002f9e:	2b30      	cmp	r3, #48	@ 0x30
 8002fa0:	d814      	bhi.n	8002fcc <UART_SetConfig+0x174>
 8002fa2:	2b20      	cmp	r3, #32
 8002fa4:	d009      	beq.n	8002fba <UART_SetConfig+0x162>
 8002fa6:	2b20      	cmp	r3, #32
 8002fa8:	d810      	bhi.n	8002fcc <UART_SetConfig+0x174>
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d002      	beq.n	8002fb4 <UART_SetConfig+0x15c>
 8002fae:	2b10      	cmp	r3, #16
 8002fb0:	d006      	beq.n	8002fc0 <UART_SetConfig+0x168>
 8002fb2:	e00b      	b.n	8002fcc <UART_SetConfig+0x174>
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	77fb      	strb	r3, [r7, #31]
 8002fb8:	e0f2      	b.n	80031a0 <UART_SetConfig+0x348>
 8002fba:	2302      	movs	r3, #2
 8002fbc:	77fb      	strb	r3, [r7, #31]
 8002fbe:	e0ef      	b.n	80031a0 <UART_SetConfig+0x348>
 8002fc0:	2304      	movs	r3, #4
 8002fc2:	77fb      	strb	r3, [r7, #31]
 8002fc4:	e0ec      	b.n	80031a0 <UART_SetConfig+0x348>
 8002fc6:	2308      	movs	r3, #8
 8002fc8:	77fb      	strb	r3, [r7, #31]
 8002fca:	e0e9      	b.n	80031a0 <UART_SetConfig+0x348>
 8002fcc:	2310      	movs	r3, #16
 8002fce:	77fb      	strb	r3, [r7, #31]
 8002fd0:	e0e6      	b.n	80031a0 <UART_SetConfig+0x348>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a56      	ldr	r2, [pc, #344]	@ (8003130 <UART_SetConfig+0x2d8>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d120      	bne.n	800301e <UART_SetConfig+0x1c6>
 8002fdc:	4b51      	ldr	r3, [pc, #324]	@ (8003124 <UART_SetConfig+0x2cc>)
 8002fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002fe6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fe8:	d013      	beq.n	8003012 <UART_SetConfig+0x1ba>
 8002fea:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fec:	d814      	bhi.n	8003018 <UART_SetConfig+0x1c0>
 8002fee:	2b80      	cmp	r3, #128	@ 0x80
 8002ff0:	d009      	beq.n	8003006 <UART_SetConfig+0x1ae>
 8002ff2:	2b80      	cmp	r3, #128	@ 0x80
 8002ff4:	d810      	bhi.n	8003018 <UART_SetConfig+0x1c0>
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <UART_SetConfig+0x1a8>
 8002ffa:	2b40      	cmp	r3, #64	@ 0x40
 8002ffc:	d006      	beq.n	800300c <UART_SetConfig+0x1b4>
 8002ffe:	e00b      	b.n	8003018 <UART_SetConfig+0x1c0>
 8003000:	2300      	movs	r3, #0
 8003002:	77fb      	strb	r3, [r7, #31]
 8003004:	e0cc      	b.n	80031a0 <UART_SetConfig+0x348>
 8003006:	2302      	movs	r3, #2
 8003008:	77fb      	strb	r3, [r7, #31]
 800300a:	e0c9      	b.n	80031a0 <UART_SetConfig+0x348>
 800300c:	2304      	movs	r3, #4
 800300e:	77fb      	strb	r3, [r7, #31]
 8003010:	e0c6      	b.n	80031a0 <UART_SetConfig+0x348>
 8003012:	2308      	movs	r3, #8
 8003014:	77fb      	strb	r3, [r7, #31]
 8003016:	e0c3      	b.n	80031a0 <UART_SetConfig+0x348>
 8003018:	2310      	movs	r3, #16
 800301a:	77fb      	strb	r3, [r7, #31]
 800301c:	e0c0      	b.n	80031a0 <UART_SetConfig+0x348>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a44      	ldr	r2, [pc, #272]	@ (8003134 <UART_SetConfig+0x2dc>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d125      	bne.n	8003074 <UART_SetConfig+0x21c>
 8003028:	4b3e      	ldr	r3, [pc, #248]	@ (8003124 <UART_SetConfig+0x2cc>)
 800302a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800302e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003032:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003036:	d017      	beq.n	8003068 <UART_SetConfig+0x210>
 8003038:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800303c:	d817      	bhi.n	800306e <UART_SetConfig+0x216>
 800303e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003042:	d00b      	beq.n	800305c <UART_SetConfig+0x204>
 8003044:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003048:	d811      	bhi.n	800306e <UART_SetConfig+0x216>
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <UART_SetConfig+0x1fe>
 800304e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003052:	d006      	beq.n	8003062 <UART_SetConfig+0x20a>
 8003054:	e00b      	b.n	800306e <UART_SetConfig+0x216>
 8003056:	2300      	movs	r3, #0
 8003058:	77fb      	strb	r3, [r7, #31]
 800305a:	e0a1      	b.n	80031a0 <UART_SetConfig+0x348>
 800305c:	2302      	movs	r3, #2
 800305e:	77fb      	strb	r3, [r7, #31]
 8003060:	e09e      	b.n	80031a0 <UART_SetConfig+0x348>
 8003062:	2304      	movs	r3, #4
 8003064:	77fb      	strb	r3, [r7, #31]
 8003066:	e09b      	b.n	80031a0 <UART_SetConfig+0x348>
 8003068:	2308      	movs	r3, #8
 800306a:	77fb      	strb	r3, [r7, #31]
 800306c:	e098      	b.n	80031a0 <UART_SetConfig+0x348>
 800306e:	2310      	movs	r3, #16
 8003070:	77fb      	strb	r3, [r7, #31]
 8003072:	e095      	b.n	80031a0 <UART_SetConfig+0x348>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a2f      	ldr	r2, [pc, #188]	@ (8003138 <UART_SetConfig+0x2e0>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d125      	bne.n	80030ca <UART_SetConfig+0x272>
 800307e:	4b29      	ldr	r3, [pc, #164]	@ (8003124 <UART_SetConfig+0x2cc>)
 8003080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003084:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003088:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800308c:	d017      	beq.n	80030be <UART_SetConfig+0x266>
 800308e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003092:	d817      	bhi.n	80030c4 <UART_SetConfig+0x26c>
 8003094:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003098:	d00b      	beq.n	80030b2 <UART_SetConfig+0x25a>
 800309a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800309e:	d811      	bhi.n	80030c4 <UART_SetConfig+0x26c>
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <UART_SetConfig+0x254>
 80030a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a8:	d006      	beq.n	80030b8 <UART_SetConfig+0x260>
 80030aa:	e00b      	b.n	80030c4 <UART_SetConfig+0x26c>
 80030ac:	2301      	movs	r3, #1
 80030ae:	77fb      	strb	r3, [r7, #31]
 80030b0:	e076      	b.n	80031a0 <UART_SetConfig+0x348>
 80030b2:	2302      	movs	r3, #2
 80030b4:	77fb      	strb	r3, [r7, #31]
 80030b6:	e073      	b.n	80031a0 <UART_SetConfig+0x348>
 80030b8:	2304      	movs	r3, #4
 80030ba:	77fb      	strb	r3, [r7, #31]
 80030bc:	e070      	b.n	80031a0 <UART_SetConfig+0x348>
 80030be:	2308      	movs	r3, #8
 80030c0:	77fb      	strb	r3, [r7, #31]
 80030c2:	e06d      	b.n	80031a0 <UART_SetConfig+0x348>
 80030c4:	2310      	movs	r3, #16
 80030c6:	77fb      	strb	r3, [r7, #31]
 80030c8:	e06a      	b.n	80031a0 <UART_SetConfig+0x348>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a1b      	ldr	r2, [pc, #108]	@ (800313c <UART_SetConfig+0x2e4>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d138      	bne.n	8003146 <UART_SetConfig+0x2ee>
 80030d4:	4b13      	ldr	r3, [pc, #76]	@ (8003124 <UART_SetConfig+0x2cc>)
 80030d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030da:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80030de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030e2:	d017      	beq.n	8003114 <UART_SetConfig+0x2bc>
 80030e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030e8:	d82a      	bhi.n	8003140 <UART_SetConfig+0x2e8>
 80030ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030ee:	d00b      	beq.n	8003108 <UART_SetConfig+0x2b0>
 80030f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030f4:	d824      	bhi.n	8003140 <UART_SetConfig+0x2e8>
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d003      	beq.n	8003102 <UART_SetConfig+0x2aa>
 80030fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030fe:	d006      	beq.n	800310e <UART_SetConfig+0x2b6>
 8003100:	e01e      	b.n	8003140 <UART_SetConfig+0x2e8>
 8003102:	2300      	movs	r3, #0
 8003104:	77fb      	strb	r3, [r7, #31]
 8003106:	e04b      	b.n	80031a0 <UART_SetConfig+0x348>
 8003108:	2302      	movs	r3, #2
 800310a:	77fb      	strb	r3, [r7, #31]
 800310c:	e048      	b.n	80031a0 <UART_SetConfig+0x348>
 800310e:	2304      	movs	r3, #4
 8003110:	77fb      	strb	r3, [r7, #31]
 8003112:	e045      	b.n	80031a0 <UART_SetConfig+0x348>
 8003114:	2308      	movs	r3, #8
 8003116:	77fb      	strb	r3, [r7, #31]
 8003118:	e042      	b.n	80031a0 <UART_SetConfig+0x348>
 800311a:	bf00      	nop
 800311c:	efff69f3 	.word	0xefff69f3
 8003120:	40011000 	.word	0x40011000
 8003124:	40023800 	.word	0x40023800
 8003128:	40004400 	.word	0x40004400
 800312c:	40004800 	.word	0x40004800
 8003130:	40004c00 	.word	0x40004c00
 8003134:	40005000 	.word	0x40005000
 8003138:	40011400 	.word	0x40011400
 800313c:	40007800 	.word	0x40007800
 8003140:	2310      	movs	r3, #16
 8003142:	77fb      	strb	r3, [r7, #31]
 8003144:	e02c      	b.n	80031a0 <UART_SetConfig+0x348>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a72      	ldr	r2, [pc, #456]	@ (8003314 <UART_SetConfig+0x4bc>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d125      	bne.n	800319c <UART_SetConfig+0x344>
 8003150:	4b71      	ldr	r3, [pc, #452]	@ (8003318 <UART_SetConfig+0x4c0>)
 8003152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003156:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800315a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800315e:	d017      	beq.n	8003190 <UART_SetConfig+0x338>
 8003160:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003164:	d817      	bhi.n	8003196 <UART_SetConfig+0x33e>
 8003166:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800316a:	d00b      	beq.n	8003184 <UART_SetConfig+0x32c>
 800316c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003170:	d811      	bhi.n	8003196 <UART_SetConfig+0x33e>
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <UART_SetConfig+0x326>
 8003176:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800317a:	d006      	beq.n	800318a <UART_SetConfig+0x332>
 800317c:	e00b      	b.n	8003196 <UART_SetConfig+0x33e>
 800317e:	2300      	movs	r3, #0
 8003180:	77fb      	strb	r3, [r7, #31]
 8003182:	e00d      	b.n	80031a0 <UART_SetConfig+0x348>
 8003184:	2302      	movs	r3, #2
 8003186:	77fb      	strb	r3, [r7, #31]
 8003188:	e00a      	b.n	80031a0 <UART_SetConfig+0x348>
 800318a:	2304      	movs	r3, #4
 800318c:	77fb      	strb	r3, [r7, #31]
 800318e:	e007      	b.n	80031a0 <UART_SetConfig+0x348>
 8003190:	2308      	movs	r3, #8
 8003192:	77fb      	strb	r3, [r7, #31]
 8003194:	e004      	b.n	80031a0 <UART_SetConfig+0x348>
 8003196:	2310      	movs	r3, #16
 8003198:	77fb      	strb	r3, [r7, #31]
 800319a:	e001      	b.n	80031a0 <UART_SetConfig+0x348>
 800319c:	2310      	movs	r3, #16
 800319e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031a8:	d15b      	bne.n	8003262 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80031aa:	7ffb      	ldrb	r3, [r7, #31]
 80031ac:	2b08      	cmp	r3, #8
 80031ae:	d828      	bhi.n	8003202 <UART_SetConfig+0x3aa>
 80031b0:	a201      	add	r2, pc, #4	@ (adr r2, 80031b8 <UART_SetConfig+0x360>)
 80031b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b6:	bf00      	nop
 80031b8:	080031dd 	.word	0x080031dd
 80031bc:	080031e5 	.word	0x080031e5
 80031c0:	080031ed 	.word	0x080031ed
 80031c4:	08003203 	.word	0x08003203
 80031c8:	080031f3 	.word	0x080031f3
 80031cc:	08003203 	.word	0x08003203
 80031d0:	08003203 	.word	0x08003203
 80031d4:	08003203 	.word	0x08003203
 80031d8:	080031fb 	.word	0x080031fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031dc:	f7fe fe50 	bl	8001e80 <HAL_RCC_GetPCLK1Freq>
 80031e0:	61b8      	str	r0, [r7, #24]
        break;
 80031e2:	e013      	b.n	800320c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031e4:	f7fe fe60 	bl	8001ea8 <HAL_RCC_GetPCLK2Freq>
 80031e8:	61b8      	str	r0, [r7, #24]
        break;
 80031ea:	e00f      	b.n	800320c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031ec:	4b4b      	ldr	r3, [pc, #300]	@ (800331c <UART_SetConfig+0x4c4>)
 80031ee:	61bb      	str	r3, [r7, #24]
        break;
 80031f0:	e00c      	b.n	800320c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031f2:	f7fe fd73 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 80031f6:	61b8      	str	r0, [r7, #24]
        break;
 80031f8:	e008      	b.n	800320c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031fe:	61bb      	str	r3, [r7, #24]
        break;
 8003200:	e004      	b.n	800320c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003202:	2300      	movs	r3, #0
 8003204:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	77bb      	strb	r3, [r7, #30]
        break;
 800320a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d074      	beq.n	80032fc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	005a      	lsls	r2, r3, #1
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	085b      	lsrs	r3, r3, #1
 800321c:	441a      	add	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	fbb2 f3f3 	udiv	r3, r2, r3
 8003226:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	2b0f      	cmp	r3, #15
 800322c:	d916      	bls.n	800325c <UART_SetConfig+0x404>
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003234:	d212      	bcs.n	800325c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	b29b      	uxth	r3, r3
 800323a:	f023 030f 	bic.w	r3, r3, #15
 800323e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	085b      	lsrs	r3, r3, #1
 8003244:	b29b      	uxth	r3, r3
 8003246:	f003 0307 	and.w	r3, r3, #7
 800324a:	b29a      	uxth	r2, r3
 800324c:	89fb      	ldrh	r3, [r7, #14]
 800324e:	4313      	orrs	r3, r2
 8003250:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	89fa      	ldrh	r2, [r7, #14]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	e04f      	b.n	80032fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	77bb      	strb	r3, [r7, #30]
 8003260:	e04c      	b.n	80032fc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003262:	7ffb      	ldrb	r3, [r7, #31]
 8003264:	2b08      	cmp	r3, #8
 8003266:	d828      	bhi.n	80032ba <UART_SetConfig+0x462>
 8003268:	a201      	add	r2, pc, #4	@ (adr r2, 8003270 <UART_SetConfig+0x418>)
 800326a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326e:	bf00      	nop
 8003270:	08003295 	.word	0x08003295
 8003274:	0800329d 	.word	0x0800329d
 8003278:	080032a5 	.word	0x080032a5
 800327c:	080032bb 	.word	0x080032bb
 8003280:	080032ab 	.word	0x080032ab
 8003284:	080032bb 	.word	0x080032bb
 8003288:	080032bb 	.word	0x080032bb
 800328c:	080032bb 	.word	0x080032bb
 8003290:	080032b3 	.word	0x080032b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003294:	f7fe fdf4 	bl	8001e80 <HAL_RCC_GetPCLK1Freq>
 8003298:	61b8      	str	r0, [r7, #24]
        break;
 800329a:	e013      	b.n	80032c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800329c:	f7fe fe04 	bl	8001ea8 <HAL_RCC_GetPCLK2Freq>
 80032a0:	61b8      	str	r0, [r7, #24]
        break;
 80032a2:	e00f      	b.n	80032c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032a4:	4b1d      	ldr	r3, [pc, #116]	@ (800331c <UART_SetConfig+0x4c4>)
 80032a6:	61bb      	str	r3, [r7, #24]
        break;
 80032a8:	e00c      	b.n	80032c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032aa:	f7fe fd17 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 80032ae:	61b8      	str	r0, [r7, #24]
        break;
 80032b0:	e008      	b.n	80032c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032b6:	61bb      	str	r3, [r7, #24]
        break;
 80032b8:	e004      	b.n	80032c4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80032ba:	2300      	movs	r3, #0
 80032bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	77bb      	strb	r3, [r7, #30]
        break;
 80032c2:	bf00      	nop
    }

    if (pclk != 0U)
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d018      	beq.n	80032fc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	085a      	lsrs	r2, r3, #1
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	441a      	add	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	2b0f      	cmp	r3, #15
 80032e2:	d909      	bls.n	80032f8 <UART_SetConfig+0x4a0>
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032ea:	d205      	bcs.n	80032f8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	e001      	b.n	80032fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003308:	7fbb      	ldrb	r3, [r7, #30]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3720      	adds	r7, #32
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	40007c00 	.word	0x40007c00
 8003318:	40023800 	.word	0x40023800
 800331c:	00f42400 	.word	0x00f42400

08003320 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332c:	f003 0308 	and.w	r3, r3, #8
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00a      	beq.n	800334a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00a      	beq.n	800336c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d00a      	beq.n	800338e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	f003 0304 	and.w	r3, r3, #4
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00a      	beq.n	80033b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b4:	f003 0310 	and.w	r3, r3, #16
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00a      	beq.n	80033d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	430a      	orrs	r2, r1
 80033d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00a      	beq.n	80033f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	430a      	orrs	r2, r1
 80033f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d01a      	beq.n	8003436 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	430a      	orrs	r2, r1
 8003414:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800341e:	d10a      	bne.n	8003436 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00a      	beq.n	8003458 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	605a      	str	r2, [r3, #4]
  }
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b098      	sub	sp, #96	@ 0x60
 8003468:	af02      	add	r7, sp, #8
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003474:	f7fd fd8c 	bl	8000f90 <HAL_GetTick>
 8003478:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0308 	and.w	r3, r3, #8
 8003484:	2b08      	cmp	r3, #8
 8003486:	d12e      	bne.n	80034e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003488:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003490:	2200      	movs	r2, #0
 8003492:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f88c 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d021      	beq.n	80034e6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034aa:	e853 3f00 	ldrex	r3, [r3]
 80034ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	461a      	mov	r2, r3
 80034be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80034c2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034c8:	e841 2300 	strex	r3, r2, [r1]
 80034cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1e6      	bne.n	80034a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2220      	movs	r2, #32
 80034d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e062      	b.n	80035ac <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0304 	and.w	r3, r3, #4
 80034f0:	2b04      	cmp	r3, #4
 80034f2:	d149      	bne.n	8003588 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034fc:	2200      	movs	r2, #0
 80034fe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f000 f856 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d03c      	beq.n	8003588 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003516:	e853 3f00 	ldrex	r3, [r3]
 800351a:	623b      	str	r3, [r7, #32]
   return(result);
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003522:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	461a      	mov	r2, r3
 800352a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800352c:	633b      	str	r3, [r7, #48]	@ 0x30
 800352e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003530:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003534:	e841 2300 	strex	r3, r2, [r1]
 8003538:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800353a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1e6      	bne.n	800350e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	3308      	adds	r3, #8
 8003546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	e853 3f00 	ldrex	r3, [r3]
 800354e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0301 	bic.w	r3, r3, #1
 8003556:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	3308      	adds	r3, #8
 800355e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003560:	61fa      	str	r2, [r7, #28]
 8003562:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003564:	69b9      	ldr	r1, [r7, #24]
 8003566:	69fa      	ldr	r2, [r7, #28]
 8003568:	e841 2300 	strex	r3, r2, [r1]
 800356c:	617b      	str	r3, [r7, #20]
   return(result);
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1e5      	bne.n	8003540 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2220      	movs	r2, #32
 8003578:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e011      	b.n	80035ac <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2220      	movs	r2, #32
 800358c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2220      	movs	r2, #32
 8003592:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3758      	adds	r7, #88	@ 0x58
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	4613      	mov	r3, r2
 80035c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035c4:	e04f      	b.n	8003666 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035cc:	d04b      	beq.n	8003666 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ce:	f7fd fcdf 	bl	8000f90 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d302      	bcc.n	80035e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e04e      	b.n	8003686 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0304 	and.w	r3, r3, #4
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d037      	beq.n	8003666 <UART_WaitOnFlagUntilTimeout+0xb2>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b80      	cmp	r3, #128	@ 0x80
 80035fa:	d034      	beq.n	8003666 <UART_WaitOnFlagUntilTimeout+0xb2>
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	2b40      	cmp	r3, #64	@ 0x40
 8003600:	d031      	beq.n	8003666 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	69db      	ldr	r3, [r3, #28]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b08      	cmp	r3, #8
 800360e:	d110      	bne.n	8003632 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2208      	movs	r2, #8
 8003616:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 f838 	bl	800368e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2208      	movs	r2, #8
 8003622:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e029      	b.n	8003686 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800363c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003640:	d111      	bne.n	8003666 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800364a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f000 f81e 	bl	800368e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2220      	movs	r2, #32
 8003656:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e00f      	b.n	8003686 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	69da      	ldr	r2, [r3, #28]
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	4013      	ands	r3, r2
 8003670:	68ba      	ldr	r2, [r7, #8]
 8003672:	429a      	cmp	r2, r3
 8003674:	bf0c      	ite	eq
 8003676:	2301      	moveq	r3, #1
 8003678:	2300      	movne	r3, #0
 800367a:	b2db      	uxtb	r3, r3
 800367c:	461a      	mov	r2, r3
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	429a      	cmp	r2, r3
 8003682:	d0a0      	beq.n	80035c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800368e:	b480      	push	{r7}
 8003690:	b095      	sub	sp, #84	@ 0x54
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800369c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800369e:	e853 3f00 	ldrex	r3, [r3]
 80036a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	461a      	mov	r2, r3
 80036b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80036b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036bc:	e841 2300 	strex	r3, r2, [r1]
 80036c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1e6      	bne.n	8003696 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	3308      	adds	r3, #8
 80036ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d0:	6a3b      	ldr	r3, [r7, #32]
 80036d2:	e853 3f00 	ldrex	r3, [r3]
 80036d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	f023 0301 	bic.w	r3, r3, #1
 80036de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	3308      	adds	r3, #8
 80036e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036f0:	e841 2300 	strex	r3, r2, [r1]
 80036f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1e5      	bne.n	80036c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003700:	2b01      	cmp	r3, #1
 8003702:	d118      	bne.n	8003736 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	e853 3f00 	ldrex	r3, [r3]
 8003710:	60bb      	str	r3, [r7, #8]
   return(result);
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	f023 0310 	bic.w	r3, r3, #16
 8003718:	647b      	str	r3, [r7, #68]	@ 0x44
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	461a      	mov	r2, r3
 8003720:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003722:	61bb      	str	r3, [r7, #24]
 8003724:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003726:	6979      	ldr	r1, [r7, #20]
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	e841 2300 	strex	r3, r2, [r1]
 800372e:	613b      	str	r3, [r7, #16]
   return(result);
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1e6      	bne.n	8003704 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2220      	movs	r2, #32
 800373a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800374a:	bf00      	nop
 800374c:	3754      	adds	r7, #84	@ 0x54
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
	...

08003758 <siprintf>:
 8003758:	b40e      	push	{r1, r2, r3}
 800375a:	b500      	push	{lr}
 800375c:	b09c      	sub	sp, #112	@ 0x70
 800375e:	ab1d      	add	r3, sp, #116	@ 0x74
 8003760:	9002      	str	r0, [sp, #8]
 8003762:	9006      	str	r0, [sp, #24]
 8003764:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003768:	4809      	ldr	r0, [pc, #36]	@ (8003790 <siprintf+0x38>)
 800376a:	9107      	str	r1, [sp, #28]
 800376c:	9104      	str	r1, [sp, #16]
 800376e:	4909      	ldr	r1, [pc, #36]	@ (8003794 <siprintf+0x3c>)
 8003770:	f853 2b04 	ldr.w	r2, [r3], #4
 8003774:	9105      	str	r1, [sp, #20]
 8003776:	6800      	ldr	r0, [r0, #0]
 8003778:	9301      	str	r3, [sp, #4]
 800377a:	a902      	add	r1, sp, #8
 800377c:	f000 f98e 	bl	8003a9c <_svfiprintf_r>
 8003780:	9b02      	ldr	r3, [sp, #8]
 8003782:	2200      	movs	r2, #0
 8003784:	701a      	strb	r2, [r3, #0]
 8003786:	b01c      	add	sp, #112	@ 0x70
 8003788:	f85d eb04 	ldr.w	lr, [sp], #4
 800378c:	b003      	add	sp, #12
 800378e:	4770      	bx	lr
 8003790:	2000000c 	.word	0x2000000c
 8003794:	ffff0208 	.word	0xffff0208

08003798 <memset>:
 8003798:	4402      	add	r2, r0
 800379a:	4603      	mov	r3, r0
 800379c:	4293      	cmp	r3, r2
 800379e:	d100      	bne.n	80037a2 <memset+0xa>
 80037a0:	4770      	bx	lr
 80037a2:	f803 1b01 	strb.w	r1, [r3], #1
 80037a6:	e7f9      	b.n	800379c <memset+0x4>

080037a8 <__libc_init_array>:
 80037a8:	b570      	push	{r4, r5, r6, lr}
 80037aa:	4d0d      	ldr	r5, [pc, #52]	@ (80037e0 <__libc_init_array+0x38>)
 80037ac:	4c0d      	ldr	r4, [pc, #52]	@ (80037e4 <__libc_init_array+0x3c>)
 80037ae:	1b64      	subs	r4, r4, r5
 80037b0:	10a4      	asrs	r4, r4, #2
 80037b2:	2600      	movs	r6, #0
 80037b4:	42a6      	cmp	r6, r4
 80037b6:	d109      	bne.n	80037cc <__libc_init_array+0x24>
 80037b8:	4d0b      	ldr	r5, [pc, #44]	@ (80037e8 <__libc_init_array+0x40>)
 80037ba:	4c0c      	ldr	r4, [pc, #48]	@ (80037ec <__libc_init_array+0x44>)
 80037bc:	f000 fc74 	bl	80040a8 <_init>
 80037c0:	1b64      	subs	r4, r4, r5
 80037c2:	10a4      	asrs	r4, r4, #2
 80037c4:	2600      	movs	r6, #0
 80037c6:	42a6      	cmp	r6, r4
 80037c8:	d105      	bne.n	80037d6 <__libc_init_array+0x2e>
 80037ca:	bd70      	pop	{r4, r5, r6, pc}
 80037cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80037d0:	4798      	blx	r3
 80037d2:	3601      	adds	r6, #1
 80037d4:	e7ee      	b.n	80037b4 <__libc_init_array+0xc>
 80037d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80037da:	4798      	blx	r3
 80037dc:	3601      	adds	r6, #1
 80037de:	e7f2      	b.n	80037c6 <__libc_init_array+0x1e>
 80037e0:	080042e8 	.word	0x080042e8
 80037e4:	080042e8 	.word	0x080042e8
 80037e8:	080042e8 	.word	0x080042e8
 80037ec:	080042ec 	.word	0x080042ec

080037f0 <__retarget_lock_acquire_recursive>:
 80037f0:	4770      	bx	lr

080037f2 <__retarget_lock_release_recursive>:
 80037f2:	4770      	bx	lr

080037f4 <_free_r>:
 80037f4:	b538      	push	{r3, r4, r5, lr}
 80037f6:	4605      	mov	r5, r0
 80037f8:	2900      	cmp	r1, #0
 80037fa:	d041      	beq.n	8003880 <_free_r+0x8c>
 80037fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003800:	1f0c      	subs	r4, r1, #4
 8003802:	2b00      	cmp	r3, #0
 8003804:	bfb8      	it	lt
 8003806:	18e4      	addlt	r4, r4, r3
 8003808:	f000 f8e0 	bl	80039cc <__malloc_lock>
 800380c:	4a1d      	ldr	r2, [pc, #116]	@ (8003884 <_free_r+0x90>)
 800380e:	6813      	ldr	r3, [r2, #0]
 8003810:	b933      	cbnz	r3, 8003820 <_free_r+0x2c>
 8003812:	6063      	str	r3, [r4, #4]
 8003814:	6014      	str	r4, [r2, #0]
 8003816:	4628      	mov	r0, r5
 8003818:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800381c:	f000 b8dc 	b.w	80039d8 <__malloc_unlock>
 8003820:	42a3      	cmp	r3, r4
 8003822:	d908      	bls.n	8003836 <_free_r+0x42>
 8003824:	6820      	ldr	r0, [r4, #0]
 8003826:	1821      	adds	r1, r4, r0
 8003828:	428b      	cmp	r3, r1
 800382a:	bf01      	itttt	eq
 800382c:	6819      	ldreq	r1, [r3, #0]
 800382e:	685b      	ldreq	r3, [r3, #4]
 8003830:	1809      	addeq	r1, r1, r0
 8003832:	6021      	streq	r1, [r4, #0]
 8003834:	e7ed      	b.n	8003812 <_free_r+0x1e>
 8003836:	461a      	mov	r2, r3
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	b10b      	cbz	r3, 8003840 <_free_r+0x4c>
 800383c:	42a3      	cmp	r3, r4
 800383e:	d9fa      	bls.n	8003836 <_free_r+0x42>
 8003840:	6811      	ldr	r1, [r2, #0]
 8003842:	1850      	adds	r0, r2, r1
 8003844:	42a0      	cmp	r0, r4
 8003846:	d10b      	bne.n	8003860 <_free_r+0x6c>
 8003848:	6820      	ldr	r0, [r4, #0]
 800384a:	4401      	add	r1, r0
 800384c:	1850      	adds	r0, r2, r1
 800384e:	4283      	cmp	r3, r0
 8003850:	6011      	str	r1, [r2, #0]
 8003852:	d1e0      	bne.n	8003816 <_free_r+0x22>
 8003854:	6818      	ldr	r0, [r3, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	6053      	str	r3, [r2, #4]
 800385a:	4408      	add	r0, r1
 800385c:	6010      	str	r0, [r2, #0]
 800385e:	e7da      	b.n	8003816 <_free_r+0x22>
 8003860:	d902      	bls.n	8003868 <_free_r+0x74>
 8003862:	230c      	movs	r3, #12
 8003864:	602b      	str	r3, [r5, #0]
 8003866:	e7d6      	b.n	8003816 <_free_r+0x22>
 8003868:	6820      	ldr	r0, [r4, #0]
 800386a:	1821      	adds	r1, r4, r0
 800386c:	428b      	cmp	r3, r1
 800386e:	bf04      	itt	eq
 8003870:	6819      	ldreq	r1, [r3, #0]
 8003872:	685b      	ldreq	r3, [r3, #4]
 8003874:	6063      	str	r3, [r4, #4]
 8003876:	bf04      	itt	eq
 8003878:	1809      	addeq	r1, r1, r0
 800387a:	6021      	streq	r1, [r4, #0]
 800387c:	6054      	str	r4, [r2, #4]
 800387e:	e7ca      	b.n	8003816 <_free_r+0x22>
 8003880:	bd38      	pop	{r3, r4, r5, pc}
 8003882:	bf00      	nop
 8003884:	20000428 	.word	0x20000428

08003888 <sbrk_aligned>:
 8003888:	b570      	push	{r4, r5, r6, lr}
 800388a:	4e0f      	ldr	r6, [pc, #60]	@ (80038c8 <sbrk_aligned+0x40>)
 800388c:	460c      	mov	r4, r1
 800388e:	6831      	ldr	r1, [r6, #0]
 8003890:	4605      	mov	r5, r0
 8003892:	b911      	cbnz	r1, 800389a <sbrk_aligned+0x12>
 8003894:	f000 fba6 	bl	8003fe4 <_sbrk_r>
 8003898:	6030      	str	r0, [r6, #0]
 800389a:	4621      	mov	r1, r4
 800389c:	4628      	mov	r0, r5
 800389e:	f000 fba1 	bl	8003fe4 <_sbrk_r>
 80038a2:	1c43      	adds	r3, r0, #1
 80038a4:	d103      	bne.n	80038ae <sbrk_aligned+0x26>
 80038a6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80038aa:	4620      	mov	r0, r4
 80038ac:	bd70      	pop	{r4, r5, r6, pc}
 80038ae:	1cc4      	adds	r4, r0, #3
 80038b0:	f024 0403 	bic.w	r4, r4, #3
 80038b4:	42a0      	cmp	r0, r4
 80038b6:	d0f8      	beq.n	80038aa <sbrk_aligned+0x22>
 80038b8:	1a21      	subs	r1, r4, r0
 80038ba:	4628      	mov	r0, r5
 80038bc:	f000 fb92 	bl	8003fe4 <_sbrk_r>
 80038c0:	3001      	adds	r0, #1
 80038c2:	d1f2      	bne.n	80038aa <sbrk_aligned+0x22>
 80038c4:	e7ef      	b.n	80038a6 <sbrk_aligned+0x1e>
 80038c6:	bf00      	nop
 80038c8:	20000424 	.word	0x20000424

080038cc <_malloc_r>:
 80038cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038d0:	1ccd      	adds	r5, r1, #3
 80038d2:	f025 0503 	bic.w	r5, r5, #3
 80038d6:	3508      	adds	r5, #8
 80038d8:	2d0c      	cmp	r5, #12
 80038da:	bf38      	it	cc
 80038dc:	250c      	movcc	r5, #12
 80038de:	2d00      	cmp	r5, #0
 80038e0:	4606      	mov	r6, r0
 80038e2:	db01      	blt.n	80038e8 <_malloc_r+0x1c>
 80038e4:	42a9      	cmp	r1, r5
 80038e6:	d904      	bls.n	80038f2 <_malloc_r+0x26>
 80038e8:	230c      	movs	r3, #12
 80038ea:	6033      	str	r3, [r6, #0]
 80038ec:	2000      	movs	r0, #0
 80038ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80039c8 <_malloc_r+0xfc>
 80038f6:	f000 f869 	bl	80039cc <__malloc_lock>
 80038fa:	f8d8 3000 	ldr.w	r3, [r8]
 80038fe:	461c      	mov	r4, r3
 8003900:	bb44      	cbnz	r4, 8003954 <_malloc_r+0x88>
 8003902:	4629      	mov	r1, r5
 8003904:	4630      	mov	r0, r6
 8003906:	f7ff ffbf 	bl	8003888 <sbrk_aligned>
 800390a:	1c43      	adds	r3, r0, #1
 800390c:	4604      	mov	r4, r0
 800390e:	d158      	bne.n	80039c2 <_malloc_r+0xf6>
 8003910:	f8d8 4000 	ldr.w	r4, [r8]
 8003914:	4627      	mov	r7, r4
 8003916:	2f00      	cmp	r7, #0
 8003918:	d143      	bne.n	80039a2 <_malloc_r+0xd6>
 800391a:	2c00      	cmp	r4, #0
 800391c:	d04b      	beq.n	80039b6 <_malloc_r+0xea>
 800391e:	6823      	ldr	r3, [r4, #0]
 8003920:	4639      	mov	r1, r7
 8003922:	4630      	mov	r0, r6
 8003924:	eb04 0903 	add.w	r9, r4, r3
 8003928:	f000 fb5c 	bl	8003fe4 <_sbrk_r>
 800392c:	4581      	cmp	r9, r0
 800392e:	d142      	bne.n	80039b6 <_malloc_r+0xea>
 8003930:	6821      	ldr	r1, [r4, #0]
 8003932:	1a6d      	subs	r5, r5, r1
 8003934:	4629      	mov	r1, r5
 8003936:	4630      	mov	r0, r6
 8003938:	f7ff ffa6 	bl	8003888 <sbrk_aligned>
 800393c:	3001      	adds	r0, #1
 800393e:	d03a      	beq.n	80039b6 <_malloc_r+0xea>
 8003940:	6823      	ldr	r3, [r4, #0]
 8003942:	442b      	add	r3, r5
 8003944:	6023      	str	r3, [r4, #0]
 8003946:	f8d8 3000 	ldr.w	r3, [r8]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	bb62      	cbnz	r2, 80039a8 <_malloc_r+0xdc>
 800394e:	f8c8 7000 	str.w	r7, [r8]
 8003952:	e00f      	b.n	8003974 <_malloc_r+0xa8>
 8003954:	6822      	ldr	r2, [r4, #0]
 8003956:	1b52      	subs	r2, r2, r5
 8003958:	d420      	bmi.n	800399c <_malloc_r+0xd0>
 800395a:	2a0b      	cmp	r2, #11
 800395c:	d917      	bls.n	800398e <_malloc_r+0xc2>
 800395e:	1961      	adds	r1, r4, r5
 8003960:	42a3      	cmp	r3, r4
 8003962:	6025      	str	r5, [r4, #0]
 8003964:	bf18      	it	ne
 8003966:	6059      	strne	r1, [r3, #4]
 8003968:	6863      	ldr	r3, [r4, #4]
 800396a:	bf08      	it	eq
 800396c:	f8c8 1000 	streq.w	r1, [r8]
 8003970:	5162      	str	r2, [r4, r5]
 8003972:	604b      	str	r3, [r1, #4]
 8003974:	4630      	mov	r0, r6
 8003976:	f000 f82f 	bl	80039d8 <__malloc_unlock>
 800397a:	f104 000b 	add.w	r0, r4, #11
 800397e:	1d23      	adds	r3, r4, #4
 8003980:	f020 0007 	bic.w	r0, r0, #7
 8003984:	1ac2      	subs	r2, r0, r3
 8003986:	bf1c      	itt	ne
 8003988:	1a1b      	subne	r3, r3, r0
 800398a:	50a3      	strne	r3, [r4, r2]
 800398c:	e7af      	b.n	80038ee <_malloc_r+0x22>
 800398e:	6862      	ldr	r2, [r4, #4]
 8003990:	42a3      	cmp	r3, r4
 8003992:	bf0c      	ite	eq
 8003994:	f8c8 2000 	streq.w	r2, [r8]
 8003998:	605a      	strne	r2, [r3, #4]
 800399a:	e7eb      	b.n	8003974 <_malloc_r+0xa8>
 800399c:	4623      	mov	r3, r4
 800399e:	6864      	ldr	r4, [r4, #4]
 80039a0:	e7ae      	b.n	8003900 <_malloc_r+0x34>
 80039a2:	463c      	mov	r4, r7
 80039a4:	687f      	ldr	r7, [r7, #4]
 80039a6:	e7b6      	b.n	8003916 <_malloc_r+0x4a>
 80039a8:	461a      	mov	r2, r3
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	42a3      	cmp	r3, r4
 80039ae:	d1fb      	bne.n	80039a8 <_malloc_r+0xdc>
 80039b0:	2300      	movs	r3, #0
 80039b2:	6053      	str	r3, [r2, #4]
 80039b4:	e7de      	b.n	8003974 <_malloc_r+0xa8>
 80039b6:	230c      	movs	r3, #12
 80039b8:	6033      	str	r3, [r6, #0]
 80039ba:	4630      	mov	r0, r6
 80039bc:	f000 f80c 	bl	80039d8 <__malloc_unlock>
 80039c0:	e794      	b.n	80038ec <_malloc_r+0x20>
 80039c2:	6005      	str	r5, [r0, #0]
 80039c4:	e7d6      	b.n	8003974 <_malloc_r+0xa8>
 80039c6:	bf00      	nop
 80039c8:	20000428 	.word	0x20000428

080039cc <__malloc_lock>:
 80039cc:	4801      	ldr	r0, [pc, #4]	@ (80039d4 <__malloc_lock+0x8>)
 80039ce:	f7ff bf0f 	b.w	80037f0 <__retarget_lock_acquire_recursive>
 80039d2:	bf00      	nop
 80039d4:	20000420 	.word	0x20000420

080039d8 <__malloc_unlock>:
 80039d8:	4801      	ldr	r0, [pc, #4]	@ (80039e0 <__malloc_unlock+0x8>)
 80039da:	f7ff bf0a 	b.w	80037f2 <__retarget_lock_release_recursive>
 80039de:	bf00      	nop
 80039e0:	20000420 	.word	0x20000420

080039e4 <__ssputs_r>:
 80039e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039e8:	688e      	ldr	r6, [r1, #8]
 80039ea:	461f      	mov	r7, r3
 80039ec:	42be      	cmp	r6, r7
 80039ee:	680b      	ldr	r3, [r1, #0]
 80039f0:	4682      	mov	sl, r0
 80039f2:	460c      	mov	r4, r1
 80039f4:	4690      	mov	r8, r2
 80039f6:	d82d      	bhi.n	8003a54 <__ssputs_r+0x70>
 80039f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80039fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003a00:	d026      	beq.n	8003a50 <__ssputs_r+0x6c>
 8003a02:	6965      	ldr	r5, [r4, #20]
 8003a04:	6909      	ldr	r1, [r1, #16]
 8003a06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a0a:	eba3 0901 	sub.w	r9, r3, r1
 8003a0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a12:	1c7b      	adds	r3, r7, #1
 8003a14:	444b      	add	r3, r9
 8003a16:	106d      	asrs	r5, r5, #1
 8003a18:	429d      	cmp	r5, r3
 8003a1a:	bf38      	it	cc
 8003a1c:	461d      	movcc	r5, r3
 8003a1e:	0553      	lsls	r3, r2, #21
 8003a20:	d527      	bpl.n	8003a72 <__ssputs_r+0x8e>
 8003a22:	4629      	mov	r1, r5
 8003a24:	f7ff ff52 	bl	80038cc <_malloc_r>
 8003a28:	4606      	mov	r6, r0
 8003a2a:	b360      	cbz	r0, 8003a86 <__ssputs_r+0xa2>
 8003a2c:	6921      	ldr	r1, [r4, #16]
 8003a2e:	464a      	mov	r2, r9
 8003a30:	f000 fae8 	bl	8004004 <memcpy>
 8003a34:	89a3      	ldrh	r3, [r4, #12]
 8003a36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003a3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a3e:	81a3      	strh	r3, [r4, #12]
 8003a40:	6126      	str	r6, [r4, #16]
 8003a42:	6165      	str	r5, [r4, #20]
 8003a44:	444e      	add	r6, r9
 8003a46:	eba5 0509 	sub.w	r5, r5, r9
 8003a4a:	6026      	str	r6, [r4, #0]
 8003a4c:	60a5      	str	r5, [r4, #8]
 8003a4e:	463e      	mov	r6, r7
 8003a50:	42be      	cmp	r6, r7
 8003a52:	d900      	bls.n	8003a56 <__ssputs_r+0x72>
 8003a54:	463e      	mov	r6, r7
 8003a56:	6820      	ldr	r0, [r4, #0]
 8003a58:	4632      	mov	r2, r6
 8003a5a:	4641      	mov	r1, r8
 8003a5c:	f000 faa8 	bl	8003fb0 <memmove>
 8003a60:	68a3      	ldr	r3, [r4, #8]
 8003a62:	1b9b      	subs	r3, r3, r6
 8003a64:	60a3      	str	r3, [r4, #8]
 8003a66:	6823      	ldr	r3, [r4, #0]
 8003a68:	4433      	add	r3, r6
 8003a6a:	6023      	str	r3, [r4, #0]
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a72:	462a      	mov	r2, r5
 8003a74:	f000 fad4 	bl	8004020 <_realloc_r>
 8003a78:	4606      	mov	r6, r0
 8003a7a:	2800      	cmp	r0, #0
 8003a7c:	d1e0      	bne.n	8003a40 <__ssputs_r+0x5c>
 8003a7e:	6921      	ldr	r1, [r4, #16]
 8003a80:	4650      	mov	r0, sl
 8003a82:	f7ff feb7 	bl	80037f4 <_free_r>
 8003a86:	230c      	movs	r3, #12
 8003a88:	f8ca 3000 	str.w	r3, [sl]
 8003a8c:	89a3      	ldrh	r3, [r4, #12]
 8003a8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a92:	81a3      	strh	r3, [r4, #12]
 8003a94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a98:	e7e9      	b.n	8003a6e <__ssputs_r+0x8a>
	...

08003a9c <_svfiprintf_r>:
 8003a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aa0:	4698      	mov	r8, r3
 8003aa2:	898b      	ldrh	r3, [r1, #12]
 8003aa4:	061b      	lsls	r3, r3, #24
 8003aa6:	b09d      	sub	sp, #116	@ 0x74
 8003aa8:	4607      	mov	r7, r0
 8003aaa:	460d      	mov	r5, r1
 8003aac:	4614      	mov	r4, r2
 8003aae:	d510      	bpl.n	8003ad2 <_svfiprintf_r+0x36>
 8003ab0:	690b      	ldr	r3, [r1, #16]
 8003ab2:	b973      	cbnz	r3, 8003ad2 <_svfiprintf_r+0x36>
 8003ab4:	2140      	movs	r1, #64	@ 0x40
 8003ab6:	f7ff ff09 	bl	80038cc <_malloc_r>
 8003aba:	6028      	str	r0, [r5, #0]
 8003abc:	6128      	str	r0, [r5, #16]
 8003abe:	b930      	cbnz	r0, 8003ace <_svfiprintf_r+0x32>
 8003ac0:	230c      	movs	r3, #12
 8003ac2:	603b      	str	r3, [r7, #0]
 8003ac4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ac8:	b01d      	add	sp, #116	@ 0x74
 8003aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ace:	2340      	movs	r3, #64	@ 0x40
 8003ad0:	616b      	str	r3, [r5, #20]
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ad6:	2320      	movs	r3, #32
 8003ad8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003adc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ae0:	2330      	movs	r3, #48	@ 0x30
 8003ae2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003c80 <_svfiprintf_r+0x1e4>
 8003ae6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003aea:	f04f 0901 	mov.w	r9, #1
 8003aee:	4623      	mov	r3, r4
 8003af0:	469a      	mov	sl, r3
 8003af2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003af6:	b10a      	cbz	r2, 8003afc <_svfiprintf_r+0x60>
 8003af8:	2a25      	cmp	r2, #37	@ 0x25
 8003afa:	d1f9      	bne.n	8003af0 <_svfiprintf_r+0x54>
 8003afc:	ebba 0b04 	subs.w	fp, sl, r4
 8003b00:	d00b      	beq.n	8003b1a <_svfiprintf_r+0x7e>
 8003b02:	465b      	mov	r3, fp
 8003b04:	4622      	mov	r2, r4
 8003b06:	4629      	mov	r1, r5
 8003b08:	4638      	mov	r0, r7
 8003b0a:	f7ff ff6b 	bl	80039e4 <__ssputs_r>
 8003b0e:	3001      	adds	r0, #1
 8003b10:	f000 80a7 	beq.w	8003c62 <_svfiprintf_r+0x1c6>
 8003b14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b16:	445a      	add	r2, fp
 8003b18:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b1a:	f89a 3000 	ldrb.w	r3, [sl]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f000 809f 	beq.w	8003c62 <_svfiprintf_r+0x1c6>
 8003b24:	2300      	movs	r3, #0
 8003b26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b2e:	f10a 0a01 	add.w	sl, sl, #1
 8003b32:	9304      	str	r3, [sp, #16]
 8003b34:	9307      	str	r3, [sp, #28]
 8003b36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b3c:	4654      	mov	r4, sl
 8003b3e:	2205      	movs	r2, #5
 8003b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b44:	484e      	ldr	r0, [pc, #312]	@ (8003c80 <_svfiprintf_r+0x1e4>)
 8003b46:	f7fc fb83 	bl	8000250 <memchr>
 8003b4a:	9a04      	ldr	r2, [sp, #16]
 8003b4c:	b9d8      	cbnz	r0, 8003b86 <_svfiprintf_r+0xea>
 8003b4e:	06d0      	lsls	r0, r2, #27
 8003b50:	bf44      	itt	mi
 8003b52:	2320      	movmi	r3, #32
 8003b54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b58:	0711      	lsls	r1, r2, #28
 8003b5a:	bf44      	itt	mi
 8003b5c:	232b      	movmi	r3, #43	@ 0x2b
 8003b5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b62:	f89a 3000 	ldrb.w	r3, [sl]
 8003b66:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b68:	d015      	beq.n	8003b96 <_svfiprintf_r+0xfa>
 8003b6a:	9a07      	ldr	r2, [sp, #28]
 8003b6c:	4654      	mov	r4, sl
 8003b6e:	2000      	movs	r0, #0
 8003b70:	f04f 0c0a 	mov.w	ip, #10
 8003b74:	4621      	mov	r1, r4
 8003b76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b7a:	3b30      	subs	r3, #48	@ 0x30
 8003b7c:	2b09      	cmp	r3, #9
 8003b7e:	d94b      	bls.n	8003c18 <_svfiprintf_r+0x17c>
 8003b80:	b1b0      	cbz	r0, 8003bb0 <_svfiprintf_r+0x114>
 8003b82:	9207      	str	r2, [sp, #28]
 8003b84:	e014      	b.n	8003bb0 <_svfiprintf_r+0x114>
 8003b86:	eba0 0308 	sub.w	r3, r0, r8
 8003b8a:	fa09 f303 	lsl.w	r3, r9, r3
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	9304      	str	r3, [sp, #16]
 8003b92:	46a2      	mov	sl, r4
 8003b94:	e7d2      	b.n	8003b3c <_svfiprintf_r+0xa0>
 8003b96:	9b03      	ldr	r3, [sp, #12]
 8003b98:	1d19      	adds	r1, r3, #4
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	9103      	str	r1, [sp, #12]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	bfbb      	ittet	lt
 8003ba2:	425b      	neglt	r3, r3
 8003ba4:	f042 0202 	orrlt.w	r2, r2, #2
 8003ba8:	9307      	strge	r3, [sp, #28]
 8003baa:	9307      	strlt	r3, [sp, #28]
 8003bac:	bfb8      	it	lt
 8003bae:	9204      	strlt	r2, [sp, #16]
 8003bb0:	7823      	ldrb	r3, [r4, #0]
 8003bb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8003bb4:	d10a      	bne.n	8003bcc <_svfiprintf_r+0x130>
 8003bb6:	7863      	ldrb	r3, [r4, #1]
 8003bb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bba:	d132      	bne.n	8003c22 <_svfiprintf_r+0x186>
 8003bbc:	9b03      	ldr	r3, [sp, #12]
 8003bbe:	1d1a      	adds	r2, r3, #4
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	9203      	str	r2, [sp, #12]
 8003bc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003bc8:	3402      	adds	r4, #2
 8003bca:	9305      	str	r3, [sp, #20]
 8003bcc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003c90 <_svfiprintf_r+0x1f4>
 8003bd0:	7821      	ldrb	r1, [r4, #0]
 8003bd2:	2203      	movs	r2, #3
 8003bd4:	4650      	mov	r0, sl
 8003bd6:	f7fc fb3b 	bl	8000250 <memchr>
 8003bda:	b138      	cbz	r0, 8003bec <_svfiprintf_r+0x150>
 8003bdc:	9b04      	ldr	r3, [sp, #16]
 8003bde:	eba0 000a 	sub.w	r0, r0, sl
 8003be2:	2240      	movs	r2, #64	@ 0x40
 8003be4:	4082      	lsls	r2, r0
 8003be6:	4313      	orrs	r3, r2
 8003be8:	3401      	adds	r4, #1
 8003bea:	9304      	str	r3, [sp, #16]
 8003bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bf0:	4824      	ldr	r0, [pc, #144]	@ (8003c84 <_svfiprintf_r+0x1e8>)
 8003bf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003bf6:	2206      	movs	r2, #6
 8003bf8:	f7fc fb2a 	bl	8000250 <memchr>
 8003bfc:	2800      	cmp	r0, #0
 8003bfe:	d036      	beq.n	8003c6e <_svfiprintf_r+0x1d2>
 8003c00:	4b21      	ldr	r3, [pc, #132]	@ (8003c88 <_svfiprintf_r+0x1ec>)
 8003c02:	bb1b      	cbnz	r3, 8003c4c <_svfiprintf_r+0x1b0>
 8003c04:	9b03      	ldr	r3, [sp, #12]
 8003c06:	3307      	adds	r3, #7
 8003c08:	f023 0307 	bic.w	r3, r3, #7
 8003c0c:	3308      	adds	r3, #8
 8003c0e:	9303      	str	r3, [sp, #12]
 8003c10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c12:	4433      	add	r3, r6
 8003c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c16:	e76a      	b.n	8003aee <_svfiprintf_r+0x52>
 8003c18:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c1c:	460c      	mov	r4, r1
 8003c1e:	2001      	movs	r0, #1
 8003c20:	e7a8      	b.n	8003b74 <_svfiprintf_r+0xd8>
 8003c22:	2300      	movs	r3, #0
 8003c24:	3401      	adds	r4, #1
 8003c26:	9305      	str	r3, [sp, #20]
 8003c28:	4619      	mov	r1, r3
 8003c2a:	f04f 0c0a 	mov.w	ip, #10
 8003c2e:	4620      	mov	r0, r4
 8003c30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c34:	3a30      	subs	r2, #48	@ 0x30
 8003c36:	2a09      	cmp	r2, #9
 8003c38:	d903      	bls.n	8003c42 <_svfiprintf_r+0x1a6>
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0c6      	beq.n	8003bcc <_svfiprintf_r+0x130>
 8003c3e:	9105      	str	r1, [sp, #20]
 8003c40:	e7c4      	b.n	8003bcc <_svfiprintf_r+0x130>
 8003c42:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c46:	4604      	mov	r4, r0
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e7f0      	b.n	8003c2e <_svfiprintf_r+0x192>
 8003c4c:	ab03      	add	r3, sp, #12
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	462a      	mov	r2, r5
 8003c52:	4b0e      	ldr	r3, [pc, #56]	@ (8003c8c <_svfiprintf_r+0x1f0>)
 8003c54:	a904      	add	r1, sp, #16
 8003c56:	4638      	mov	r0, r7
 8003c58:	f3af 8000 	nop.w
 8003c5c:	1c42      	adds	r2, r0, #1
 8003c5e:	4606      	mov	r6, r0
 8003c60:	d1d6      	bne.n	8003c10 <_svfiprintf_r+0x174>
 8003c62:	89ab      	ldrh	r3, [r5, #12]
 8003c64:	065b      	lsls	r3, r3, #25
 8003c66:	f53f af2d 	bmi.w	8003ac4 <_svfiprintf_r+0x28>
 8003c6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c6c:	e72c      	b.n	8003ac8 <_svfiprintf_r+0x2c>
 8003c6e:	ab03      	add	r3, sp, #12
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	462a      	mov	r2, r5
 8003c74:	4b05      	ldr	r3, [pc, #20]	@ (8003c8c <_svfiprintf_r+0x1f0>)
 8003c76:	a904      	add	r1, sp, #16
 8003c78:	4638      	mov	r0, r7
 8003c7a:	f000 f879 	bl	8003d70 <_printf_i>
 8003c7e:	e7ed      	b.n	8003c5c <_svfiprintf_r+0x1c0>
 8003c80:	080042ac 	.word	0x080042ac
 8003c84:	080042b6 	.word	0x080042b6
 8003c88:	00000000 	.word	0x00000000
 8003c8c:	080039e5 	.word	0x080039e5
 8003c90:	080042b2 	.word	0x080042b2

08003c94 <_printf_common>:
 8003c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c98:	4616      	mov	r6, r2
 8003c9a:	4698      	mov	r8, r3
 8003c9c:	688a      	ldr	r2, [r1, #8]
 8003c9e:	690b      	ldr	r3, [r1, #16]
 8003ca0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	bfb8      	it	lt
 8003ca8:	4613      	movlt	r3, r2
 8003caa:	6033      	str	r3, [r6, #0]
 8003cac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003cb0:	4607      	mov	r7, r0
 8003cb2:	460c      	mov	r4, r1
 8003cb4:	b10a      	cbz	r2, 8003cba <_printf_common+0x26>
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	6033      	str	r3, [r6, #0]
 8003cba:	6823      	ldr	r3, [r4, #0]
 8003cbc:	0699      	lsls	r1, r3, #26
 8003cbe:	bf42      	ittt	mi
 8003cc0:	6833      	ldrmi	r3, [r6, #0]
 8003cc2:	3302      	addmi	r3, #2
 8003cc4:	6033      	strmi	r3, [r6, #0]
 8003cc6:	6825      	ldr	r5, [r4, #0]
 8003cc8:	f015 0506 	ands.w	r5, r5, #6
 8003ccc:	d106      	bne.n	8003cdc <_printf_common+0x48>
 8003cce:	f104 0a19 	add.w	sl, r4, #25
 8003cd2:	68e3      	ldr	r3, [r4, #12]
 8003cd4:	6832      	ldr	r2, [r6, #0]
 8003cd6:	1a9b      	subs	r3, r3, r2
 8003cd8:	42ab      	cmp	r3, r5
 8003cda:	dc26      	bgt.n	8003d2a <_printf_common+0x96>
 8003cdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ce0:	6822      	ldr	r2, [r4, #0]
 8003ce2:	3b00      	subs	r3, #0
 8003ce4:	bf18      	it	ne
 8003ce6:	2301      	movne	r3, #1
 8003ce8:	0692      	lsls	r2, r2, #26
 8003cea:	d42b      	bmi.n	8003d44 <_printf_common+0xb0>
 8003cec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003cf0:	4641      	mov	r1, r8
 8003cf2:	4638      	mov	r0, r7
 8003cf4:	47c8      	blx	r9
 8003cf6:	3001      	adds	r0, #1
 8003cf8:	d01e      	beq.n	8003d38 <_printf_common+0xa4>
 8003cfa:	6823      	ldr	r3, [r4, #0]
 8003cfc:	6922      	ldr	r2, [r4, #16]
 8003cfe:	f003 0306 	and.w	r3, r3, #6
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	bf02      	ittt	eq
 8003d06:	68e5      	ldreq	r5, [r4, #12]
 8003d08:	6833      	ldreq	r3, [r6, #0]
 8003d0a:	1aed      	subeq	r5, r5, r3
 8003d0c:	68a3      	ldr	r3, [r4, #8]
 8003d0e:	bf0c      	ite	eq
 8003d10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d14:	2500      	movne	r5, #0
 8003d16:	4293      	cmp	r3, r2
 8003d18:	bfc4      	itt	gt
 8003d1a:	1a9b      	subgt	r3, r3, r2
 8003d1c:	18ed      	addgt	r5, r5, r3
 8003d1e:	2600      	movs	r6, #0
 8003d20:	341a      	adds	r4, #26
 8003d22:	42b5      	cmp	r5, r6
 8003d24:	d11a      	bne.n	8003d5c <_printf_common+0xc8>
 8003d26:	2000      	movs	r0, #0
 8003d28:	e008      	b.n	8003d3c <_printf_common+0xa8>
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	4652      	mov	r2, sl
 8003d2e:	4641      	mov	r1, r8
 8003d30:	4638      	mov	r0, r7
 8003d32:	47c8      	blx	r9
 8003d34:	3001      	adds	r0, #1
 8003d36:	d103      	bne.n	8003d40 <_printf_common+0xac>
 8003d38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d40:	3501      	adds	r5, #1
 8003d42:	e7c6      	b.n	8003cd2 <_printf_common+0x3e>
 8003d44:	18e1      	adds	r1, r4, r3
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	2030      	movs	r0, #48	@ 0x30
 8003d4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d4e:	4422      	add	r2, r4
 8003d50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d58:	3302      	adds	r3, #2
 8003d5a:	e7c7      	b.n	8003cec <_printf_common+0x58>
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	4622      	mov	r2, r4
 8003d60:	4641      	mov	r1, r8
 8003d62:	4638      	mov	r0, r7
 8003d64:	47c8      	blx	r9
 8003d66:	3001      	adds	r0, #1
 8003d68:	d0e6      	beq.n	8003d38 <_printf_common+0xa4>
 8003d6a:	3601      	adds	r6, #1
 8003d6c:	e7d9      	b.n	8003d22 <_printf_common+0x8e>
	...

08003d70 <_printf_i>:
 8003d70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d74:	7e0f      	ldrb	r7, [r1, #24]
 8003d76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003d78:	2f78      	cmp	r7, #120	@ 0x78
 8003d7a:	4691      	mov	r9, r2
 8003d7c:	4680      	mov	r8, r0
 8003d7e:	460c      	mov	r4, r1
 8003d80:	469a      	mov	sl, r3
 8003d82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003d86:	d807      	bhi.n	8003d98 <_printf_i+0x28>
 8003d88:	2f62      	cmp	r7, #98	@ 0x62
 8003d8a:	d80a      	bhi.n	8003da2 <_printf_i+0x32>
 8003d8c:	2f00      	cmp	r7, #0
 8003d8e:	f000 80d2 	beq.w	8003f36 <_printf_i+0x1c6>
 8003d92:	2f58      	cmp	r7, #88	@ 0x58
 8003d94:	f000 80b9 	beq.w	8003f0a <_printf_i+0x19a>
 8003d98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003da0:	e03a      	b.n	8003e18 <_printf_i+0xa8>
 8003da2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003da6:	2b15      	cmp	r3, #21
 8003da8:	d8f6      	bhi.n	8003d98 <_printf_i+0x28>
 8003daa:	a101      	add	r1, pc, #4	@ (adr r1, 8003db0 <_printf_i+0x40>)
 8003dac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003db0:	08003e09 	.word	0x08003e09
 8003db4:	08003e1d 	.word	0x08003e1d
 8003db8:	08003d99 	.word	0x08003d99
 8003dbc:	08003d99 	.word	0x08003d99
 8003dc0:	08003d99 	.word	0x08003d99
 8003dc4:	08003d99 	.word	0x08003d99
 8003dc8:	08003e1d 	.word	0x08003e1d
 8003dcc:	08003d99 	.word	0x08003d99
 8003dd0:	08003d99 	.word	0x08003d99
 8003dd4:	08003d99 	.word	0x08003d99
 8003dd8:	08003d99 	.word	0x08003d99
 8003ddc:	08003f1d 	.word	0x08003f1d
 8003de0:	08003e47 	.word	0x08003e47
 8003de4:	08003ed7 	.word	0x08003ed7
 8003de8:	08003d99 	.word	0x08003d99
 8003dec:	08003d99 	.word	0x08003d99
 8003df0:	08003f3f 	.word	0x08003f3f
 8003df4:	08003d99 	.word	0x08003d99
 8003df8:	08003e47 	.word	0x08003e47
 8003dfc:	08003d99 	.word	0x08003d99
 8003e00:	08003d99 	.word	0x08003d99
 8003e04:	08003edf 	.word	0x08003edf
 8003e08:	6833      	ldr	r3, [r6, #0]
 8003e0a:	1d1a      	adds	r2, r3, #4
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6032      	str	r2, [r6, #0]
 8003e10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e09d      	b.n	8003f58 <_printf_i+0x1e8>
 8003e1c:	6833      	ldr	r3, [r6, #0]
 8003e1e:	6820      	ldr	r0, [r4, #0]
 8003e20:	1d19      	adds	r1, r3, #4
 8003e22:	6031      	str	r1, [r6, #0]
 8003e24:	0606      	lsls	r6, r0, #24
 8003e26:	d501      	bpl.n	8003e2c <_printf_i+0xbc>
 8003e28:	681d      	ldr	r5, [r3, #0]
 8003e2a:	e003      	b.n	8003e34 <_printf_i+0xc4>
 8003e2c:	0645      	lsls	r5, r0, #25
 8003e2e:	d5fb      	bpl.n	8003e28 <_printf_i+0xb8>
 8003e30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003e34:	2d00      	cmp	r5, #0
 8003e36:	da03      	bge.n	8003e40 <_printf_i+0xd0>
 8003e38:	232d      	movs	r3, #45	@ 0x2d
 8003e3a:	426d      	negs	r5, r5
 8003e3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e40:	4859      	ldr	r0, [pc, #356]	@ (8003fa8 <_printf_i+0x238>)
 8003e42:	230a      	movs	r3, #10
 8003e44:	e011      	b.n	8003e6a <_printf_i+0xfa>
 8003e46:	6821      	ldr	r1, [r4, #0]
 8003e48:	6833      	ldr	r3, [r6, #0]
 8003e4a:	0608      	lsls	r0, r1, #24
 8003e4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e50:	d402      	bmi.n	8003e58 <_printf_i+0xe8>
 8003e52:	0649      	lsls	r1, r1, #25
 8003e54:	bf48      	it	mi
 8003e56:	b2ad      	uxthmi	r5, r5
 8003e58:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e5a:	4853      	ldr	r0, [pc, #332]	@ (8003fa8 <_printf_i+0x238>)
 8003e5c:	6033      	str	r3, [r6, #0]
 8003e5e:	bf14      	ite	ne
 8003e60:	230a      	movne	r3, #10
 8003e62:	2308      	moveq	r3, #8
 8003e64:	2100      	movs	r1, #0
 8003e66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003e6a:	6866      	ldr	r6, [r4, #4]
 8003e6c:	60a6      	str	r6, [r4, #8]
 8003e6e:	2e00      	cmp	r6, #0
 8003e70:	bfa2      	ittt	ge
 8003e72:	6821      	ldrge	r1, [r4, #0]
 8003e74:	f021 0104 	bicge.w	r1, r1, #4
 8003e78:	6021      	strge	r1, [r4, #0]
 8003e7a:	b90d      	cbnz	r5, 8003e80 <_printf_i+0x110>
 8003e7c:	2e00      	cmp	r6, #0
 8003e7e:	d04b      	beq.n	8003f18 <_printf_i+0x1a8>
 8003e80:	4616      	mov	r6, r2
 8003e82:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e86:	fb03 5711 	mls	r7, r3, r1, r5
 8003e8a:	5dc7      	ldrb	r7, [r0, r7]
 8003e8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e90:	462f      	mov	r7, r5
 8003e92:	42bb      	cmp	r3, r7
 8003e94:	460d      	mov	r5, r1
 8003e96:	d9f4      	bls.n	8003e82 <_printf_i+0x112>
 8003e98:	2b08      	cmp	r3, #8
 8003e9a:	d10b      	bne.n	8003eb4 <_printf_i+0x144>
 8003e9c:	6823      	ldr	r3, [r4, #0]
 8003e9e:	07df      	lsls	r7, r3, #31
 8003ea0:	d508      	bpl.n	8003eb4 <_printf_i+0x144>
 8003ea2:	6923      	ldr	r3, [r4, #16]
 8003ea4:	6861      	ldr	r1, [r4, #4]
 8003ea6:	4299      	cmp	r1, r3
 8003ea8:	bfde      	ittt	le
 8003eaa:	2330      	movle	r3, #48	@ 0x30
 8003eac:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003eb0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003eb4:	1b92      	subs	r2, r2, r6
 8003eb6:	6122      	str	r2, [r4, #16]
 8003eb8:	f8cd a000 	str.w	sl, [sp]
 8003ebc:	464b      	mov	r3, r9
 8003ebe:	aa03      	add	r2, sp, #12
 8003ec0:	4621      	mov	r1, r4
 8003ec2:	4640      	mov	r0, r8
 8003ec4:	f7ff fee6 	bl	8003c94 <_printf_common>
 8003ec8:	3001      	adds	r0, #1
 8003eca:	d14a      	bne.n	8003f62 <_printf_i+0x1f2>
 8003ecc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ed0:	b004      	add	sp, #16
 8003ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ed6:	6823      	ldr	r3, [r4, #0]
 8003ed8:	f043 0320 	orr.w	r3, r3, #32
 8003edc:	6023      	str	r3, [r4, #0]
 8003ede:	4833      	ldr	r0, [pc, #204]	@ (8003fac <_printf_i+0x23c>)
 8003ee0:	2778      	movs	r7, #120	@ 0x78
 8003ee2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	6831      	ldr	r1, [r6, #0]
 8003eea:	061f      	lsls	r7, r3, #24
 8003eec:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ef0:	d402      	bmi.n	8003ef8 <_printf_i+0x188>
 8003ef2:	065f      	lsls	r7, r3, #25
 8003ef4:	bf48      	it	mi
 8003ef6:	b2ad      	uxthmi	r5, r5
 8003ef8:	6031      	str	r1, [r6, #0]
 8003efa:	07d9      	lsls	r1, r3, #31
 8003efc:	bf44      	itt	mi
 8003efe:	f043 0320 	orrmi.w	r3, r3, #32
 8003f02:	6023      	strmi	r3, [r4, #0]
 8003f04:	b11d      	cbz	r5, 8003f0e <_printf_i+0x19e>
 8003f06:	2310      	movs	r3, #16
 8003f08:	e7ac      	b.n	8003e64 <_printf_i+0xf4>
 8003f0a:	4827      	ldr	r0, [pc, #156]	@ (8003fa8 <_printf_i+0x238>)
 8003f0c:	e7e9      	b.n	8003ee2 <_printf_i+0x172>
 8003f0e:	6823      	ldr	r3, [r4, #0]
 8003f10:	f023 0320 	bic.w	r3, r3, #32
 8003f14:	6023      	str	r3, [r4, #0]
 8003f16:	e7f6      	b.n	8003f06 <_printf_i+0x196>
 8003f18:	4616      	mov	r6, r2
 8003f1a:	e7bd      	b.n	8003e98 <_printf_i+0x128>
 8003f1c:	6833      	ldr	r3, [r6, #0]
 8003f1e:	6825      	ldr	r5, [r4, #0]
 8003f20:	6961      	ldr	r1, [r4, #20]
 8003f22:	1d18      	adds	r0, r3, #4
 8003f24:	6030      	str	r0, [r6, #0]
 8003f26:	062e      	lsls	r6, r5, #24
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	d501      	bpl.n	8003f30 <_printf_i+0x1c0>
 8003f2c:	6019      	str	r1, [r3, #0]
 8003f2e:	e002      	b.n	8003f36 <_printf_i+0x1c6>
 8003f30:	0668      	lsls	r0, r5, #25
 8003f32:	d5fb      	bpl.n	8003f2c <_printf_i+0x1bc>
 8003f34:	8019      	strh	r1, [r3, #0]
 8003f36:	2300      	movs	r3, #0
 8003f38:	6123      	str	r3, [r4, #16]
 8003f3a:	4616      	mov	r6, r2
 8003f3c:	e7bc      	b.n	8003eb8 <_printf_i+0x148>
 8003f3e:	6833      	ldr	r3, [r6, #0]
 8003f40:	1d1a      	adds	r2, r3, #4
 8003f42:	6032      	str	r2, [r6, #0]
 8003f44:	681e      	ldr	r6, [r3, #0]
 8003f46:	6862      	ldr	r2, [r4, #4]
 8003f48:	2100      	movs	r1, #0
 8003f4a:	4630      	mov	r0, r6
 8003f4c:	f7fc f980 	bl	8000250 <memchr>
 8003f50:	b108      	cbz	r0, 8003f56 <_printf_i+0x1e6>
 8003f52:	1b80      	subs	r0, r0, r6
 8003f54:	6060      	str	r0, [r4, #4]
 8003f56:	6863      	ldr	r3, [r4, #4]
 8003f58:	6123      	str	r3, [r4, #16]
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f60:	e7aa      	b.n	8003eb8 <_printf_i+0x148>
 8003f62:	6923      	ldr	r3, [r4, #16]
 8003f64:	4632      	mov	r2, r6
 8003f66:	4649      	mov	r1, r9
 8003f68:	4640      	mov	r0, r8
 8003f6a:	47d0      	blx	sl
 8003f6c:	3001      	adds	r0, #1
 8003f6e:	d0ad      	beq.n	8003ecc <_printf_i+0x15c>
 8003f70:	6823      	ldr	r3, [r4, #0]
 8003f72:	079b      	lsls	r3, r3, #30
 8003f74:	d413      	bmi.n	8003f9e <_printf_i+0x22e>
 8003f76:	68e0      	ldr	r0, [r4, #12]
 8003f78:	9b03      	ldr	r3, [sp, #12]
 8003f7a:	4298      	cmp	r0, r3
 8003f7c:	bfb8      	it	lt
 8003f7e:	4618      	movlt	r0, r3
 8003f80:	e7a6      	b.n	8003ed0 <_printf_i+0x160>
 8003f82:	2301      	movs	r3, #1
 8003f84:	4632      	mov	r2, r6
 8003f86:	4649      	mov	r1, r9
 8003f88:	4640      	mov	r0, r8
 8003f8a:	47d0      	blx	sl
 8003f8c:	3001      	adds	r0, #1
 8003f8e:	d09d      	beq.n	8003ecc <_printf_i+0x15c>
 8003f90:	3501      	adds	r5, #1
 8003f92:	68e3      	ldr	r3, [r4, #12]
 8003f94:	9903      	ldr	r1, [sp, #12]
 8003f96:	1a5b      	subs	r3, r3, r1
 8003f98:	42ab      	cmp	r3, r5
 8003f9a:	dcf2      	bgt.n	8003f82 <_printf_i+0x212>
 8003f9c:	e7eb      	b.n	8003f76 <_printf_i+0x206>
 8003f9e:	2500      	movs	r5, #0
 8003fa0:	f104 0619 	add.w	r6, r4, #25
 8003fa4:	e7f5      	b.n	8003f92 <_printf_i+0x222>
 8003fa6:	bf00      	nop
 8003fa8:	080042bd 	.word	0x080042bd
 8003fac:	080042ce 	.word	0x080042ce

08003fb0 <memmove>:
 8003fb0:	4288      	cmp	r0, r1
 8003fb2:	b510      	push	{r4, lr}
 8003fb4:	eb01 0402 	add.w	r4, r1, r2
 8003fb8:	d902      	bls.n	8003fc0 <memmove+0x10>
 8003fba:	4284      	cmp	r4, r0
 8003fbc:	4623      	mov	r3, r4
 8003fbe:	d807      	bhi.n	8003fd0 <memmove+0x20>
 8003fc0:	1e43      	subs	r3, r0, #1
 8003fc2:	42a1      	cmp	r1, r4
 8003fc4:	d008      	beq.n	8003fd8 <memmove+0x28>
 8003fc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003fca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003fce:	e7f8      	b.n	8003fc2 <memmove+0x12>
 8003fd0:	4402      	add	r2, r0
 8003fd2:	4601      	mov	r1, r0
 8003fd4:	428a      	cmp	r2, r1
 8003fd6:	d100      	bne.n	8003fda <memmove+0x2a>
 8003fd8:	bd10      	pop	{r4, pc}
 8003fda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003fde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003fe2:	e7f7      	b.n	8003fd4 <memmove+0x24>

08003fe4 <_sbrk_r>:
 8003fe4:	b538      	push	{r3, r4, r5, lr}
 8003fe6:	4d06      	ldr	r5, [pc, #24]	@ (8004000 <_sbrk_r+0x1c>)
 8003fe8:	2300      	movs	r3, #0
 8003fea:	4604      	mov	r4, r0
 8003fec:	4608      	mov	r0, r1
 8003fee:	602b      	str	r3, [r5, #0]
 8003ff0:	f000 f84c 	bl	800408c <_sbrk>
 8003ff4:	1c43      	adds	r3, r0, #1
 8003ff6:	d102      	bne.n	8003ffe <_sbrk_r+0x1a>
 8003ff8:	682b      	ldr	r3, [r5, #0]
 8003ffa:	b103      	cbz	r3, 8003ffe <_sbrk_r+0x1a>
 8003ffc:	6023      	str	r3, [r4, #0]
 8003ffe:	bd38      	pop	{r3, r4, r5, pc}
 8004000:	2000041c 	.word	0x2000041c

08004004 <memcpy>:
 8004004:	440a      	add	r2, r1
 8004006:	4291      	cmp	r1, r2
 8004008:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800400c:	d100      	bne.n	8004010 <memcpy+0xc>
 800400e:	4770      	bx	lr
 8004010:	b510      	push	{r4, lr}
 8004012:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004016:	f803 4f01 	strb.w	r4, [r3, #1]!
 800401a:	4291      	cmp	r1, r2
 800401c:	d1f9      	bne.n	8004012 <memcpy+0xe>
 800401e:	bd10      	pop	{r4, pc}

08004020 <_realloc_r>:
 8004020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004024:	4680      	mov	r8, r0
 8004026:	4615      	mov	r5, r2
 8004028:	460c      	mov	r4, r1
 800402a:	b921      	cbnz	r1, 8004036 <_realloc_r+0x16>
 800402c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004030:	4611      	mov	r1, r2
 8004032:	f7ff bc4b 	b.w	80038cc <_malloc_r>
 8004036:	b92a      	cbnz	r2, 8004044 <_realloc_r+0x24>
 8004038:	f7ff fbdc 	bl	80037f4 <_free_r>
 800403c:	2400      	movs	r4, #0
 800403e:	4620      	mov	r0, r4
 8004040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004044:	f000 f81a 	bl	800407c <_malloc_usable_size_r>
 8004048:	4285      	cmp	r5, r0
 800404a:	4606      	mov	r6, r0
 800404c:	d802      	bhi.n	8004054 <_realloc_r+0x34>
 800404e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004052:	d8f4      	bhi.n	800403e <_realloc_r+0x1e>
 8004054:	4629      	mov	r1, r5
 8004056:	4640      	mov	r0, r8
 8004058:	f7ff fc38 	bl	80038cc <_malloc_r>
 800405c:	4607      	mov	r7, r0
 800405e:	2800      	cmp	r0, #0
 8004060:	d0ec      	beq.n	800403c <_realloc_r+0x1c>
 8004062:	42b5      	cmp	r5, r6
 8004064:	462a      	mov	r2, r5
 8004066:	4621      	mov	r1, r4
 8004068:	bf28      	it	cs
 800406a:	4632      	movcs	r2, r6
 800406c:	f7ff ffca 	bl	8004004 <memcpy>
 8004070:	4621      	mov	r1, r4
 8004072:	4640      	mov	r0, r8
 8004074:	f7ff fbbe 	bl	80037f4 <_free_r>
 8004078:	463c      	mov	r4, r7
 800407a:	e7e0      	b.n	800403e <_realloc_r+0x1e>

0800407c <_malloc_usable_size_r>:
 800407c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004080:	1f18      	subs	r0, r3, #4
 8004082:	2b00      	cmp	r3, #0
 8004084:	bfbc      	itt	lt
 8004086:	580b      	ldrlt	r3, [r1, r0]
 8004088:	18c0      	addlt	r0, r0, r3
 800408a:	4770      	bx	lr

0800408c <_sbrk>:
 800408c:	4a04      	ldr	r2, [pc, #16]	@ (80040a0 <_sbrk+0x14>)
 800408e:	6811      	ldr	r1, [r2, #0]
 8004090:	4603      	mov	r3, r0
 8004092:	b909      	cbnz	r1, 8004098 <_sbrk+0xc>
 8004094:	4903      	ldr	r1, [pc, #12]	@ (80040a4 <_sbrk+0x18>)
 8004096:	6011      	str	r1, [r2, #0]
 8004098:	6810      	ldr	r0, [r2, #0]
 800409a:	4403      	add	r3, r0
 800409c:	6013      	str	r3, [r2, #0]
 800409e:	4770      	bx	lr
 80040a0:	2000042c 	.word	0x2000042c
 80040a4:	20000430 	.word	0x20000430

080040a8 <_init>:
 80040a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040aa:	bf00      	nop
 80040ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ae:	bc08      	pop	{r3}
 80040b0:	469e      	mov	lr, r3
 80040b2:	4770      	bx	lr

080040b4 <_fini>:
 80040b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040b6:	bf00      	nop
 80040b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ba:	bc08      	pop	{r3}
 80040bc:	469e      	mov	lr, r3
 80040be:	4770      	bx	lr
