

================================================================
== Vivado HLS Report for 'xillybus_wrapper_xilly_puts_1'
================================================================
* Date:           Mon May 16 17:09:06 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      4.39|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     40|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     33|
|Register         |        -|      -|      76|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      76|     73|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |p_rec_fu_37_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp_fu_43_p2    |   icmp   |      0|  0|   8|           8|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  40|          40|           2|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          5|    1|          5|
    |p_0_rec_reg_24  |  32|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  33|          7|   33|         69|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   4|   0|    4|          0|
    |p_0_rec_reg_24   |  32|   0|   32|          0|
    |p_rec_reg_67     |  32|   0|   32|          0|
    |str_load_reg_72  |   8|   0|    8|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  76|   0|   76|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | xillybus_wrapper_xilly_puts.1 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | xillybus_wrapper_xilly_puts.1 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | xillybus_wrapper_xilly_puts.1 | return value |
|ap_done           | out |    1| ap_ctrl_hs | xillybus_wrapper_xilly_puts.1 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | xillybus_wrapper_xilly_puts.1 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | xillybus_wrapper_xilly_puts.1 | return value |
|str_address0      | out |    2|  ap_memory |              str              |     array    |
|str_ce0           | out |    1|  ap_memory |              str              |     array    |
|str_q0            |  in |    8|  ap_memory |              str              |     array    |
|debug_ready       |  in |    8|   ap_none  |          debug_ready          |    pointer   |
|debug_out         | out |    8|   ap_vld   |           debug_out           |    pointer   |
|debug_out_ap_vld  | out |    1|   ap_vld   |           debug_out           |    pointer   |
+------------------+-----+-----+------------+-------------------------------+--------------+

