

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Sat Dec 12 17:14:10 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTBbits	set	3969
    48  0000                     _TRISBbits	set	3987
    49  0000                     _LATDbits	set	3980
    50  0000                     _TRISDbits	set	3989
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007F9E                     __pcinit:
    56                           	callstack 0
    57  007F9E                     start_initialization:
    58                           	callstack 0
    59  007F9E                     __initialization:
    60                           	callstack 0
    61  007F9E                     end_of_initialization:
    62                           	callstack 0
    63  007F9E                     __end_of__initialization:
    64                           	callstack 0
    65  007F9E  0100               	movlb	0
    66  007FA0  EFD2  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 11 in file "Programa_principal.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		None
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    92 ;;      Params:         0       0       0       0       0       0       0       0       0
    93 ;;      Locals:         0       0       0       0       0       0       0       0       0
    94 ;;      Temps:          0       0       0       0       0       0       0       0       0
    95 ;;      Totals:         0       0       0       0       0       0       0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105  007FA4                     __ptext0:
   106                           	callstack 0
   107  007FA4                     _main:
   108                           	callstack 31
   109  007FA4                     
   110                           ;Programa_principal.c: 12:     TRISDbits.RD0 = 0;
   111  007FA4  9095               	bcf	149,0,c	;volatile
   112                           
   113                           ;Programa_principal.c: 13:     TRISDbits.RD1 = 0;
   114  007FA6  9295               	bcf	149,1,c	;volatile
   115                           
   116                           ;Programa_principal.c: 14:     TRISDbits.RD2 = 0;
   117  007FA8  9495               	bcf	149,2,c	;volatile
   118                           
   119                           ;Programa_principal.c: 15:     LATDbits.LATD0 = 1;
   120  007FAA  808C               	bsf	140,0,c	;volatile
   121                           
   122                           ;Programa_principal.c: 16:     TRISBbits.RB0 = 1;
   123  007FAC  8093               	bsf	147,0,c	;volatile
   124                           
   125                           ;Programa_principal.c: 17:     TRISBbits.RB1 = 1;
   126  007FAE  8293               	bsf	147,1,c	;volatile
   127  007FB0                     l13:
   128                           
   129                           ;Programa_principal.c: 19:         if(PORTBbits.RB0 == 0 && PORTBbits.RB1 == 1){
   130  007FB0  B081               	btfsc	129,0,c	;volatile
   131  007FB2  EFDD  F03F         	goto	u11
   132  007FB6  EFDF  F03F         	goto	u10
   133  007FBA                     u11:
   134  007FBA  EFE8  F03F         	goto	l14
   135  007FBE                     u10:
   136  007FBE  A281               	btfss	129,1,c	;volatile
   137  007FC0  EFE4  F03F         	goto	u21
   138  007FC4  EFE6  F03F         	goto	u20
   139  007FC8                     u21:
   140  007FC8  EFE8  F03F         	goto	l14
   141  007FCC                     u20:
   142  007FCC                     
   143                           ;Programa_principal.c: 20:             LATDbits.LATD1 = 1;
   144  007FCC  828C               	bsf	140,1,c	;volatile
   145                           
   146                           ;Programa_principal.c: 21:             LATDbits.LATD2 = 0;
   147  007FCE  948C               	bcf	140,2,c	;volatile
   148  007FD0                     l14:
   149                           
   150                           ;Programa_principal.c: 24:         if(PORTBbits.RB1 == 0 && PORTBbits.RB0 == 1){
   151  007FD0  B281               	btfsc	129,1,c	;volatile
   152  007FD2  EFED  F03F         	goto	u31
   153  007FD6  EFEF  F03F         	goto	u30
   154  007FDA                     u31:
   155  007FDA  EFFA  F03F         	goto	l15
   156  007FDE                     u30:
   157  007FDE  A081               	btfss	129,0,c	;volatile
   158  007FE0  EFF4  F03F         	goto	u41
   159  007FE4  EFF6  F03F         	goto	u40
   160  007FE8                     u41:
   161  007FE8  EFFA  F03F         	goto	l15
   162  007FEC                     u40:
   163  007FEC                     
   164                           ;Programa_principal.c: 25:             LATDbits.LATD1 = 0;
   165  007FEC  928C               	bcf	140,1,c	;volatile
   166                           
   167                           ;Programa_principal.c: 26:             LATDbits.LATD2 = 1;
   168  007FEE  848C               	bsf	140,2,c	;volatile
   169                           
   170                           ;Programa_principal.c: 27:         }
   171  007FF0  EFD8  F03F         	goto	l13
   172  007FF4                     l15:
   173                           
   174                           ;Programa_principal.c: 30:             LATDbits.LATD1 = 0;
   175  007FF4  928C               	bcf	140,1,c	;volatile
   176                           
   177                           ;Programa_principal.c: 31:             LATDbits.LATD2 = 0;
   178  007FF6  948C               	bcf	140,2,c	;volatile
   179  007FF8  EFD8  F03F         	goto	l13
   180  007FFC  EF00  F000         	goto	start
   181  008000                     __end_of_main:
   182                           	callstack 0
   183  0000                     
   184                           	psect	rparam
   185  0000                     
   186                           	psect	idloc
   187                           
   188                           ;Config register IDLOC0 @ 0x200000
   189                           ;	unspecified, using default values
   190  200000                     	org	2097152
   191  200000  FF                 	db	255
   192                           
   193                           ;Config register IDLOC1 @ 0x200001
   194                           ;	unspecified, using default values
   195  200001                     	org	2097153
   196  200001  FF                 	db	255
   197                           
   198                           ;Config register IDLOC2 @ 0x200002
   199                           ;	unspecified, using default values
   200  200002                     	org	2097154
   201  200002  FF                 	db	255
   202                           
   203                           ;Config register IDLOC3 @ 0x200003
   204                           ;	unspecified, using default values
   205  200003                     	org	2097155
   206  200003  FF                 	db	255
   207                           
   208                           ;Config register IDLOC4 @ 0x200004
   209                           ;	unspecified, using default values
   210  200004                     	org	2097156
   211  200004  FF                 	db	255
   212                           
   213                           ;Config register IDLOC5 @ 0x200005
   214                           ;	unspecified, using default values
   215  200005                     	org	2097157
   216  200005  FF                 	db	255
   217                           
   218                           ;Config register IDLOC6 @ 0x200006
   219                           ;	unspecified, using default values
   220  200006                     	org	2097158
   221  200006  FF                 	db	255
   222                           
   223                           ;Config register IDLOC7 @ 0x200007
   224                           ;	unspecified, using default values
   225  200007                     	org	2097159
   226  200007  FF                 	db	255
   227                           
   228                           	psect	config
   229                           
   230                           ;Config register CONFIG1L @ 0x300000
   231                           ;	PLL Prescaler Selection bits
   232                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   233                           ;	System Clock Postscaler Selection bits
   234                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   235                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   236                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   237  300000                     	org	3145728
   238  300000  00                 	db	0
   239                           
   240                           ;Config register CONFIG1H @ 0x300001
   241                           ;	Oscillator Selection bits
   242                           ;	FOSC = HS, HS oscillator (HS)
   243                           ;	Fail-Safe Clock Monitor Enable bit
   244                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   245                           ;	Internal/External Oscillator Switchover bit
   246                           ;	IESO = OFF, Oscillator Switchover mode disabled
   247  300001                     	org	3145729
   248  300001  0C                 	db	12
   249                           
   250                           ;Config register CONFIG2L @ 0x300002
   251                           ;	Power-up Timer Enable bit
   252                           ;	PWRT = ON, PWRT enabled
   253                           ;	Brown-out Reset Enable bits
   254                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   255                           ;	Brown-out Reset Voltage bits
   256                           ;	BORV = 3, Minimum setting 2.05V
   257                           ;	USB Voltage Regulator Enable bit
   258                           ;	VREGEN = OFF, USB voltage regulator disabled
   259  300002                     	org	3145730
   260  300002  18                 	db	24
   261                           
   262                           ;Config register CONFIG2H @ 0x300003
   263                           ;	Watchdog Timer Enable bit
   264                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   265                           ;	Watchdog Timer Postscale Select bits
   266                           ;	WDTPS = 32768, 1:32768
   267  300003                     	org	3145731
   268  300003  1E                 	db	30
   269                           
   270                           ; Padding undefined space
   271  300004                     	org	3145732
   272  300004  FF                 	db	255
   273                           
   274                           ;Config register CONFIG3H @ 0x300005
   275                           ;	CCP2 MUX bit
   276                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   277                           ;	PORTB A/D Enable bit
   278                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   279                           ;	Low-Power Timer 1 Oscillator Enable bit
   280                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   281                           ;	MCLR Pin Enable bit
   282                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   283  300005                     	org	3145733
   284  300005  81                 	db	129
   285                           
   286                           ;Config register CONFIG4L @ 0x300006
   287                           ;	Stack Full/Underflow Reset Enable bit
   288                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   289                           ;	Single-Supply ICSP Enable bit
   290                           ;	LVP = OFF, Single-Supply ICSP disabled
   291                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   292                           ;	ICPRT = OFF, ICPORT disabled
   293                           ;	Extended Instruction Set Enable bit
   294                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   295                           ;	Background Debugger Enable bit
   296                           ;	DEBUG = 0x1, unprogrammed default
   297  300006                     	org	3145734
   298  300006  80                 	db	128
   299                           
   300                           ; Padding undefined space
   301  300007                     	org	3145735
   302  300007  FF                 	db	255
   303                           
   304                           ;Config register CONFIG5L @ 0x300008
   305                           ;	Code Protection bit
   306                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   307                           ;	Code Protection bit
   308                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   309                           ;	Code Protection bit
   310                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   311                           ;	Code Protection bit
   312                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   313  300008                     	org	3145736
   314  300008  0F                 	db	15
   315                           
   316                           ;Config register CONFIG5H @ 0x300009
   317                           ;	Boot Block Code Protection bit
   318                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   319                           ;	Data EEPROM Code Protection bit
   320                           ;	CPD = OFF, Data EEPROM is not code-protected
   321  300009                     	org	3145737
   322  300009  C0                 	db	192
   323                           
   324                           ;Config register CONFIG6L @ 0x30000A
   325                           ;	Write Protection bit
   326                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   327                           ;	Write Protection bit
   328                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   329                           ;	Write Protection bit
   330                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   331                           ;	Write Protection bit
   332                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   333  30000A                     	org	3145738
   334  30000A  0F                 	db	15
   335                           
   336                           ;Config register CONFIG6H @ 0x30000B
   337                           ;	Configuration Register Write Protection bit
   338                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   339                           ;	Boot Block Write Protection bit
   340                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   341                           ;	Data EEPROM Write Protection bit
   342                           ;	WRTD = OFF, Data EEPROM is not write-protected
   343  30000B                     	org	3145739
   344  30000B  E0                 	db	224
   345                           
   346                           ;Config register CONFIG7L @ 0x30000C
   347                           ;	Table Read Protection bit
   348                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   349                           ;	Table Read Protection bit
   350                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   351                           ;	Table Read Protection bit
   352                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   353                           ;	Table Read Protection bit
   354                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   355  30000C                     	org	3145740
   356  30000C  0F                 	db	15
   357                           
   358                           ;Config register CONFIG7H @ 0x30000D
   359                           ;	Boot Block Table Read Protection bit
   360                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   361  30000D                     	org	3145741
   362  30000D  40                 	db	64
   363                           tosu	equ	0xFFF
   364                           tosh	equ	0xFFE
   365                           tosl	equ	0xFFD
   366                           stkptr	equ	0xFFC
   367                           pclatu	equ	0xFFB
   368                           pclath	equ	0xFFA
   369                           pcl	equ	0xFF9
   370                           tblptru	equ	0xFF8
   371                           tblptrh	equ	0xFF7
   372                           tblptrl	equ	0xFF6
   373                           tablat	equ	0xFF5
   374                           prodh	equ	0xFF4
   375                           prodl	equ	0xFF3
   376                           indf0	equ	0xFEF
   377                           postinc0	equ	0xFEE
   378                           postdec0	equ	0xFED
   379                           preinc0	equ	0xFEC
   380                           plusw0	equ	0xFEB
   381                           fsr0h	equ	0xFEA
   382                           fsr0l	equ	0xFE9
   383                           wreg	equ	0xFE8
   384                           indf1	equ	0xFE7
   385                           postinc1	equ	0xFE6
   386                           postdec1	equ	0xFE5
   387                           preinc1	equ	0xFE4
   388                           plusw1	equ	0xFE3
   389                           fsr1h	equ	0xFE2
   390                           fsr1l	equ	0xFE1
   391                           bsr	equ	0xFE0
   392                           indf2	equ	0xFDF
   393                           postinc2	equ	0xFDE
   394                           postdec2	equ	0xFDD
   395                           preinc2	equ	0xFDC
   396                           plusw2	equ	0xFDB
   397                           fsr2h	equ	0xFDA
   398                           fsr2l	equ	0xFD9
   399                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Sat Dec 12 17:14:10 2020

                     l13 7FB0                       l14 7FD0                       l15 7FF4  
                     u10 7FBE                       u11 7FBA                       u20 7FCC  
                     u21 7FC8                       u30 7FDE                       u31 7FDA  
                     u40 7FEC                       u41 7FE8                      l701 7FDE  
                    l703 7FEC                      l695 7FA4                      l697 7FBE  
                    l699 7FCC                     _main 7FA4                     start 0000  
           ___param_bank 000000                    ?_main 0000          __initialization 7F9E  
           __end_of_main 8000                   ??_main 0000            __activetblptr 000000  
             __accesstop 0060  __end_of__initialization 7F9E            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7F9E                  __ramtop 0800                  __ptext0 7FA4  
   end_of_initialization 7F9E                _PORTBbits 000F81                _TRISBbits 000F93  
              _TRISDbits 000F95      start_initialization 7F9E                 _LATDbits 000F8C  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 005C  
