\begin{table}[H]
\begin{adjustbox}{width=1\textwidth}
\begin{tabular}{|lllllll|}
\hline
\multicolumn{1}{|l|}{\cellcolor[HTML]{34CDF9}\textbf{Signal}} &
  \multicolumn{3}{l|}{\cellcolor[HTML]{34CDF9}\textbf{Channel/Bit Numbers of Related RTI Blocks/RTLib Functions}} &
  \multicolumn{3}{l|}{\cellcolor[HTML]{34CDF9}\textbf{I/O Pin on …}} \\
\rowcolor[HTML]{34CDF9} 
\multicolumn{1}{|l|}{\cellcolor[HTML]{34CDF9}\textbf{}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{Related RTI Blocks}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{Ch/Bit (RTI)}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{Ch/Bit (RTILib)}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{DS1104}} &
  \multicolumn{1}{l|}{\cellcolor[HTML]{34CDF9}\textbf{CP/CLP}} &
  \textbf{Sub-D Conn.} \\ \hline
\rowcolor[HTML]{FFFFFF} 
\multicolumn{7}{|l|}{\cellcolor[HTML]{FFFFFF}\textbf{Bit I/O Unit}} \\ \hline
\multicolumn{7}{|l|}{\tabitem TTL voltage range} \\
\multicolumn{7}{|l|}{\tabitem Output current range: ±5 mA} \\
\multicolumn{1}{|l|}{IO0} &
  \multicolumn{1}{l|}{DS1104BIT\_IN\_Cx} &
  \multicolumn{1}{l|}{Bit 0} &
  \multicolumn{1}{l|}{Bit 0} &
  \multicolumn{1}{l|}{P1 68} &
  \multicolumn{1}{l|}{CP17 20} &
  P1A 12 \\
\multicolumn{1}{|l|}{IO1} &
  \multicolumn{1}{l|}{DS1104BIT\_OUT\_Cx} &
  \multicolumn{1}{l|}{Bit 1} &
  \multicolumn{1}{l|}{Bit 1} &
  \multicolumn{1}{l|}{P1 67} &
  \multicolumn{1}{l|}{CP17 2} &
  P1B 12 \\
\multicolumn{1}{|l|}{IO2} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 2} &
  \multicolumn{1}{l|}{Bit 2} &
  \multicolumn{1}{l|}{P1 66} &
  \multicolumn{1}{l|}{CP17 21} &
  P1A 28 \\
\multicolumn{1}{|l|}{IO3} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 3} &
  \multicolumn{1}{l|}{Bit 3} &
  \multicolumn{1}{l|}{P1 65} &
  \multicolumn{1}{l|}{CP17 3} &
  P1B 28 \\
\multicolumn{1}{|l|}{IO4} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 4} &
  \multicolumn{1}{l|}{Bit 4} &
  \multicolumn{1}{l|}{P1 64} &
  \multicolumn{1}{l|}{CP17 23} &
  P1A 44 \\
\multicolumn{1}{|l|}{IO5} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 5} &
  \multicolumn{1}{l|}{Bit 5} &
  \multicolumn{1}{l|}{P1 63} &
  \multicolumn{1}{l|}{CP17 5} &
  P1B 44 \\
\multicolumn{1}{|l|}{IO6} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 6} &
  \multicolumn{1}{l|}{Bit 6} &
  \multicolumn{1}{l|}{P1 62} &
  \multicolumn{1}{l|}{CP17 24} &
  P1A 11 \\
\multicolumn{1}{|l|}{IO7} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 7} &
  \multicolumn{1}{l|}{Bit 7} &
  \multicolumn{1}{l|}{P1 61} &
  \multicolumn{1}{l|}{CP17 6} &
  P1B 11 \\
\multicolumn{1}{|l|}{IO8} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 8} &
  \multicolumn{1}{l|}{Bit 8} &
  \multicolumn{1}{l|}{P1 60} &
  \multicolumn{1}{l|}{CP17 26} &
  P1A 27 \\
\multicolumn{1}{|l|}{IO9} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 9} &
  \multicolumn{1}{l|}{Bit 9} &
  \multicolumn{1}{l|}{P1 59} &
  \multicolumn{1}{l|}{CP17 8} &
  P1B 27 \\
\multicolumn{1}{|l|}{IO10} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 10} &
  \multicolumn{1}{l|}{Bit 10} &
  \multicolumn{1}{l|}{P1 58} &
  \multicolumn{1}{l|}{CP17 27} &
  P1A 43 \\
\multicolumn{1}{|l|}{IO11} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 11} &
  \multicolumn{1}{l|}{Bit 11} &
  \multicolumn{1}{l|}{P1 57} &
  \multicolumn{1}{l|}{CP17 9} &
  P1B 43 \\
\multicolumn{1}{|l|}{IO12} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 12} &
  \multicolumn{1}{l|}{Bit 12} &
  \multicolumn{1}{l|}{P1 56} &
  \multicolumn{1}{l|}{CP17 29} &
  P1A 10 \\
\multicolumn{1}{|l|}{IO13} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 13} &
  \multicolumn{1}{l|}{Bit 13} &
  \multicolumn{1}{l|}{P1 55} &
  \multicolumn{1}{l|}{CP17 11} &
  P1B 10 \\
\multicolumn{1}{|l|}{IO14} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 14} &
  \multicolumn{1}{l|}{Bit 14} &
  \multicolumn{1}{l|}{P1 54} &
  \multicolumn{1}{l|}{CP17 30} &
  P1A 26 \\
\multicolumn{1}{|l|}{IO15} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 15} &
  \multicolumn{1}{l|}{Bit 15} &
  \multicolumn{1}{l|}{P1 53} &
  \multicolumn{1}{l|}{CP17 12} &
  P1B 26 \\
\multicolumn{1}{|l|}{IO16} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 16} &
  \multicolumn{1}{l|}{Bit 16} &
  \multicolumn{1}{l|}{P1 52} &
  \multicolumn{1}{l|}{CP17 32} &
  P1A 42 \\
\multicolumn{1}{|l|}{IO17} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 17} &
  \multicolumn{1}{l|}{Bit 17} &
  \multicolumn{1}{l|}{P1 51} &
  \multicolumn{1}{l|}{CP17 14} &
  P1B 42 \\
\multicolumn{1}{|l|}{IO18} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 18} &
  \multicolumn{1}{l|}{Bit 18} &
  \multicolumn{1}{l|}{P1 50} &
  \multicolumn{1}{l|}{CP17 33} &
  P1A 9 \\
\multicolumn{1}{|l|}{IO19} &
  \multicolumn{1}{l|}{} &
  \multicolumn{1}{l|}{Bit 19} &
  \multicolumn{1}{l|}{Bit 19} &
  \multicolumn{1}{l|}{P1 49} &
  \multicolumn{1}{l|}{CP17 15} &
  P1B 9 \\ \hline
\end{tabular}
\end{adjustbox}
\caption{Bit I/O Unit mapping}
\label{I/O Unit mapping}
\end{table}