Classic Timing Analyzer report for sifoLab4
Fri Nov 10 01:09:22 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Setup: 'init'
  8. Clock Setup: 'init_control[6]'
  9. Clock Setup: 'init_control[3]'
 10. Clock Setup: 'init_control[5]'
 11. Clock Hold: 'clock'
 12. Clock Hold: 'init'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+
; Type                           ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                               ; To                                                                                                                            ; From Clock      ; To Clock        ; Failed Paths ;
+--------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+
; Worst-case tsu                 ; N/A                                      ; None          ; 6.151 ns                         ; init_control[4]                                                                                    ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 ; --              ; clock           ; 0            ;
; Worst-case tco                 ; N/A                                      ; None          ; 14.292 ns                        ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]                                                                                                                       ; clock           ; --              ; 0            ;
; Worst-case tpd                 ; N/A                                      ; None          ; 11.777 ns                        ; init_control[4]                                                                                    ; data[3]                                                                                                                       ; --              ; --              ; 0            ;
; Worst-case th                  ; N/A                                      ; None          ; 6.006 ns                         ; init                                                                                               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                                     ; --              ; clock           ; 0            ;
; Clock Setup: 'clock'           ; N/A                                      ; None          ; 57.93 MHz ( period = 17.262 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 ; clock           ; clock           ; 0            ;
; Clock Setup: 'init'            ; N/A                                      ; None          ; 310.95 MHz ( period = 3.216 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ; init            ; 0            ;
; Clock Setup: 'init_control[6]' ; N/A                                      ; None          ; 374.11 MHz ( period = 2.673 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                          ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[6] ; init_control[6] ; 0            ;
; Clock Setup: 'init_control[5]' ; N/A                                      ; None          ; 394.17 MHz ( period = 2.537 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[5] ; init_control[5] ; 0            ;
; Clock Setup: 'init_control[3]' ; N/A                                      ; None          ; 420.70 MHz ( period = 2.377 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ; init_control[3] ; 0            ;
; Clock Hold: 'clock'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                                     ; clock           ; clock           ; 316          ;
; Clock Hold: 'init'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                          ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ; init            ; 5            ;
; Total number of failed paths   ;                                          ;               ;                                  ;                                                                                                    ;                                                                                                                               ;                 ;                 ; 321          ;
+--------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; init            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; init_control[6] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; init_control[3] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; init_control[5] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                               ; To                                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 57.93 MHz ( period = 17.262 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.956 ns                ;
; N/A                                     ; 58.01 MHz ( period = 17.238 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; 58.75 MHz ( period = 17.020 ns )                    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                          ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.860 ns                ;
; N/A                                     ; 60.83 MHz ( period = 16.440 ns )                    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                          ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.754 ns                ;
; N/A                                     ; 72.67 MHz ( period = 13.760 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 73.01 MHz ( period = 13.696 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 73.32 MHz ( period = 13.638 ns )                    ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[3]                                ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.417 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.303 ns                ;
; N/A                                     ; 73.87 MHz ( period = 13.538 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 2.137 ns                ;
; N/A                                     ; 74.02 MHz ( period = 13.510 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 74.15 MHz ( period = 13.486 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; 74.22 MHz ( period = 13.474 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 74.64 MHz ( period = 13.398 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.063 ns                ;
; N/A                                     ; 74.67 MHz ( period = 13.392 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 74.73 MHz ( period = 13.382 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; 74.81 MHz ( period = 13.368 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; 74.99 MHz ( period = 13.336 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 75.10 MHz ( period = 13.316 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 75.15 MHz ( period = 13.306 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 2.029 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.166 ns                ;
; N/A                                     ; 75.36 MHz ( period = 13.270 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 75.39 MHz ( period = 13.264 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.065 ns                ;
; N/A                                     ; 75.60 MHz ( period = 13.228 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.217 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.021 ns                ;
; N/A                                     ; 75.96 MHz ( period = 13.164 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; 75.99 MHz ( period = 13.160 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 76.07 MHz ( period = 13.146 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.006 ns                ;
; N/A                                     ; 76.12 MHz ( period = 13.138 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 76.17 MHz ( period = 13.128 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg3     ; clock      ; clock    ; None                        ; None                      ; 1.940 ns                ;
; N/A                                     ; 76.20 MHz ( period = 13.124 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.017 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; 76.46 MHz ( period = 13.078 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; 76.48 MHz ( period = 13.076 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 2.066 ns                ;
; N/A                                     ; 76.57 MHz ( period = 13.060 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 76.84 MHz ( period = 13.014 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.431 ns                ;
; N/A                                     ; 76.98 MHz ( period = 12.990 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 77.17 MHz ( period = 12.958 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; 77.20 MHz ( period = 12.954 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 77.38 MHz ( period = 12.924 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 1.924 ns                ;
; N/A                                     ; 77.50 MHz ( period = 12.904 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg1     ; clock      ; clock    ; None                        ; None                      ; 1.828 ns                ;
; N/A                                     ; 77.60 MHz ( period = 12.886 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 1.910 ns                ;
; N/A                                     ; 77.71 MHz ( period = 12.868 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 77.82 MHz ( period = 12.850 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg3     ; clock      ; clock    ; None                        ; None                      ; 1.870 ns                ;
; N/A                                     ; 77.82 MHz ( period = 12.850 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; 77.88 MHz ( period = 12.840 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 77.91 MHz ( period = 12.836 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.021 ns                ;
; N/A                                     ; 77.99 MHz ( period = 12.822 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 77.99 MHz ( period = 12.822 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; 78.05 MHz ( period = 12.812 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg2     ; clock      ; clock    ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; 78.09 MHz ( period = 12.806 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; 78.10 MHz ( period = 12.804 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.314 ns                ;
; N/A                                     ; 78.28 MHz ( period = 12.774 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 78.31 MHz ( period = 12.770 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 78.36 MHz ( period = 12.762 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.836 ns                ;
; N/A                                     ; 78.43 MHz ( period = 12.750 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 1.837 ns                ;
; N/A                                     ; 78.46 MHz ( period = 12.746 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 1.840 ns                ;
; N/A                                     ; 78.54 MHz ( period = 12.732 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.821 ns                ;
; N/A                                     ; 78.64 MHz ( period = 12.716 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; 78.65 MHz ( period = 12.714 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.807 ns                ;
; N/A                                     ; 78.70 MHz ( period = 12.706 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; 78.74 MHz ( period = 12.700 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 2.274 ns                ;
; N/A                                     ; 78.83 MHz ( period = 12.686 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 78.89 MHz ( period = 12.676 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.788 ns                ;
; N/A                                     ; 78.93 MHz ( period = 12.670 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; 79.20 MHz ( period = 12.626 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.763 ns                ;
; N/A                                     ; 79.21 MHz ( period = 12.624 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 2.236 ns                ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.222 ns                ;
; N/A                                     ; 79.30 MHz ( period = 12.610 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 1.767 ns                ;
; N/A                                     ; 79.39 MHz ( period = 12.596 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; 79.43 MHz ( period = 12.590 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.750 ns                ;
; N/A                                     ; 79.68 MHz ( period = 12.550 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 79.78 MHz ( period = 12.534 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 1.729 ns                ;
; N/A                                     ; 79.80 MHz ( period = 12.532 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; 80.01 MHz ( period = 12.498 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; 80.03 MHz ( period = 12.496 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.217 ns                ;
; N/A                                     ; 80.05 MHz ( period = 12.492 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg3     ; clock      ; clock    ; None                        ; None                      ; 1.713 ns                ;
; N/A                                     ; 80.27 MHz ( period = 12.458 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg0     ; clock      ; clock    ; None                        ; None                      ; 1.691 ns                ;
; N/A                                     ; 80.35 MHz ( period = 12.446 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 2.139 ns                ;
; N/A                                     ; 80.53 MHz ( period = 12.418 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; 80.63 MHz ( period = 12.402 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg3     ; clock      ; clock    ; None                        ; None                      ; 2.125 ns                ;
; N/A                                     ; 80.78 MHz ( period = 12.380 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 80.79 MHz ( period = 12.378 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; 80.81 MHz ( period = 12.374 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 2.115 ns                ;
; N/A                                     ; 80.93 MHz ( period = 12.356 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg3     ; clock      ; clock    ; None                        ; None                      ; 1.640 ns                ;
; N/A                                     ; 80.95 MHz ( period = 12.354 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; 80.97 MHz ( period = 12.350 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 1.571 ns                ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 81.16 MHz ( period = 12.322 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 81.20 MHz ( period = 12.316 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 2.139 ns                ;
; N/A                                     ; 81.20 MHz ( period = 12.316 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 81.21 MHz ( period = 12.314 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.541 ns                ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; 81.73 MHz ( period = 12.236 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 1.732 ns                ;
; N/A                                     ; 81.74 MHz ( period = 12.234 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 2.045 ns                ;
; N/A                                     ; 81.83 MHz ( period = 12.220 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.702 ns                ;
; N/A                                     ; 82.05 MHz ( period = 12.188 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg1     ; clock      ; clock    ; None                        ; None                      ; 1.556 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; 82.36 MHz ( period = 12.142 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; 82.37 MHz ( period = 12.140 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.066 ns                ;
; N/A                                     ; 82.43 MHz ( period = 12.132 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg2     ; clock      ; clock    ; None                        ; None                      ; 1.533 ns                ;
; N/A                                     ; 82.60 MHz ( period = 12.106 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; 82.81 MHz ( period = 12.076 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 82.81 MHz ( period = 12.076 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.053 ns                ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.949 ns                ;
; N/A                                     ; 83.06 MHz ( period = 12.040 ns )                    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg2     ; clock      ; clock    ; None                        ; None                      ; 1.482 ns                ;
; N/A                                     ; 83.25 MHz ( period = 12.012 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 2.033 ns                ;
; N/A                                     ; 83.47 MHz ( period = 11.980 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg3     ; clock      ; clock    ; None                        ; None                      ; 1.918 ns                ;
; N/A                                     ; 83.71 MHz ( period = 11.946 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 1.981 ns                ;
; N/A                                     ; 83.71 MHz ( period = 11.946 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; 83.81 MHz ( period = 11.932 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; 83.96 MHz ( period = 11.910 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; 83.96 MHz ( period = 11.910 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.951 ns                ;
; N/A                                     ; 84.16 MHz ( period = 11.882 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg6     ; clock      ; clock    ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 84.25 MHz ( period = 11.870 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 84.45 MHz ( period = 11.842 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; 84.47 MHz ( period = 11.838 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; 84.70 MHz ( period = 11.806 ns )                    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[3]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; 84.73 MHz ( period = 11.802 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 84.89 MHz ( period = 11.780 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; 85.32 MHz ( period = 11.720 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.875 ns                ;
; N/A                                     ; 85.37 MHz ( period = 11.714 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.872 ns                ;
; N/A                                     ; 85.41 MHz ( period = 11.708 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg7     ; clock      ; clock    ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; 85.59 MHz ( period = 11.684 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.857 ns                ;
; N/A                                     ; 85.68 MHz ( period = 11.672 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.851 ns                ;
; N/A                                     ; 85.95 MHz ( period = 11.634 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.832 ns                ;
; N/A                                     ; 86.04 MHz ( period = 11.622 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 1.838 ns                ;
; N/A                                     ; 86.15 MHz ( period = 11.608 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg2     ; clock      ; clock    ; None                        ; None                      ; 1.732 ns                ;
; N/A                                     ; 86.31 MHz ( period = 11.586 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.808 ns                ;
; N/A                                     ; 86.33 MHz ( period = 11.584 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.807 ns                ;
; N/A                                     ; 86.45 MHz ( period = 11.568 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg4     ; clock      ; clock    ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; 86.55 MHz ( period = 11.554 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.792 ns                ;
; N/A                                     ; 86.81 MHz ( period = 11.520 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; 87.02 MHz ( period = 11.492 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg5     ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; 87.29 MHz ( period = 11.456 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.743 ns                ;
; N/A                                     ; 87.38 MHz ( period = 11.444 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg3     ; clock      ; clock    ; None                        ; None                      ; 1.749 ns                ;
; N/A                                     ; 87.50 MHz ( period = 11.428 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg0     ; clock      ; clock    ; None                        ; None                      ; 1.741 ns                ;
; N/A                                     ; 88.39 MHz ( period = 11.314 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg3     ; clock      ; clock    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                             ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 89.03 MHz ( period = 11.232 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg1     ; clock      ; clock    ; None                        ; None                      ; 1.643 ns                ;
; N/A                                     ; 89.72 MHz ( period = 11.146 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg1     ; clock      ; clock    ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; 89.86 MHz ( period = 11.128 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg2     ; clock      ; clock    ; None                        ; None                      ; 1.591 ns                ;
; N/A                                     ; 90.93 MHz ( period = 10.998 ns )                    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0~porta_address_reg2     ; clock      ; clock    ; None                        ; None                      ; 1.526 ns                ;
; N/A                                     ; 99.42 MHz ( period = 10.058 ns )                    ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[1]                            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                            ; clock      ; clock    ; None                        ; None                      ; 0.845 ns                ;
; N/A                                     ; 102.27 MHz ( period = 9.778 ns )                    ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[1]                            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                            ; clock      ; clock    ; None                        ; None                      ; 0.856 ns                ;
; N/A                                     ; 102.33 MHz ( period = 9.772 ns )                    ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 103.48 MHz ( period = 9.664 ns )                    ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[2]                            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                            ; clock      ; clock    ; None                        ; None                      ; 0.625 ns                ;
; N/A                                     ; 103.54 MHz ( period = 9.658 ns )                    ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[0]                            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                            ; clock      ; clock    ; None                        ; None                      ; 0.621 ns                ;
; N/A                                     ; 103.58 MHz ( period = 9.654 ns )                    ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[3]                            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                            ; clock      ; clock    ; None                        ; None                      ; 0.618 ns                ;
; N/A                                     ; 105.42 MHz ( period = 9.486 ns )                    ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[0]                            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                            ; clock      ; clock    ; None                        ; None                      ; 0.689 ns                ;
; N/A                                     ; 106.93 MHz ( period = 9.352 ns )                    ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[2]                            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                            ; clock      ; clock    ; None                        ; None                      ; 0.622 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 4.423 ns                ;
; N/A                                     ; 109.12 MHz ( period = 9.164 ns )                    ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[3]                            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                            ; clock      ; clock    ; None                        ; None                      ; 0.526 ns                ;
; N/A                                     ; 111.21 MHz ( period = 8.992 ns )                    ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 4.310 ns                ;
; N/A                                     ; 113.40 MHz ( period = 8.818 ns )                    ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 117.43 MHz ( period = 8.516 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; 117.87 MHz ( period = 8.484 ns )                    ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; 118.22 MHz ( period = 8.459 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; 119.13 MHz ( period = 8.394 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.397 ns                ;
; N/A                                     ; 120.13 MHz ( period = 8.324 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.370 ns                ;
; N/A                                     ; 120.38 MHz ( period = 8.307 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 2.021 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.144 ns                ;
; N/A                                     ; 121.98 MHz ( period = 8.198 ns )                    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                          ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 2.129 ns                ;
; N/A                                     ; 124.25 MHz ( period = 8.048 ns )                    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                          ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 2.163 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.000 ns                ;
; N/A                                     ; 125.94 MHz ( period = 7.940 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; 126.33 MHz ( period = 7.916 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; clock      ; clock    ; None                        ; None                      ; 0.970 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.140 ns                ;
; N/A                                     ; 129.90 MHz ( period = 7.698 ns )                    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.078 ns                ;
; N/A                                     ; 130.45 MHz ( period = 7.666 ns )                    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.253 ns                ;
; N/A                                     ; 130.75 MHz ( period = 7.648 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.083 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.052 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.350 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; 135.46 MHz ( period = 7.382 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                          ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; 136.46 MHz ( period = 7.328 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                          ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                          ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 1.834 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                          ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.397 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                          ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.370 ns                ;
; N/A                                     ; 140.49 MHz ( period = 7.118 ns )                    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                          ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; clock      ; clock    ; None                        ; None                      ; 0.972 ns                ;
; N/A                                     ; 140.81 MHz ( period = 7.102 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                          ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.144 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                          ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 1.448 ns                ;
; N/A                                     ; 143.27 MHz ( period = 6.980 ns )                    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                           ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[2]                                                            ; clock      ; clock    ; None                        ; None                      ; 1.850 ns                ;
; N/A                                     ; 144.05 MHz ( period = 6.942 ns )                    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                           ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[1]                                                            ; clock      ; clock    ; None                        ; None                      ; 1.743 ns                ;
; N/A                                     ; 145.43 MHz ( period = 6.876 ns )                    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                           ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[3]                                                            ; clock      ; clock    ; None                        ; None                      ; 1.841 ns                ;
; N/A                                     ; 145.67 MHz ( period = 6.865 ns )                    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                          ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                                         ; clock      ; clock    ; None                        ; None                      ; 1.635 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                           ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[2]                                                            ; clock      ; clock    ; None                        ; None                      ; 1.793 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                           ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[0]                                                            ; clock      ; clock    ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                          ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; clock      ; clock    ; None                        ; None                      ; 1.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                    ;                                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'init'                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                      ; To                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 310.95 MHz ( period = 3.216 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 316.76 MHz ( period = 3.157 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; 319.59 MHz ( period = 3.129 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; 333.56 MHz ( period = 2.998 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; 335.01 MHz ( period = 2.985 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; 337.04 MHz ( period = 2.967 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; 339.56 MHz ( period = 2.945 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 341.88 MHz ( period = 2.925 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; 343.52 MHz ( period = 2.911 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.384 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; 346.02 MHz ( period = 2.890 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 346.26 MHz ( period = 2.888 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; 348.68 MHz ( period = 2.868 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; 356.76 MHz ( period = 2.803 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; 360.10 MHz ( period = 2.777 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.015 ns                ;
; N/A   ; 361.93 MHz ( period = 2.763 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; 361.93 MHz ( period = 2.763 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; 362.19 MHz ( period = 2.761 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; 363.90 MHz ( period = 2.748 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 366.57 MHz ( period = 2.728 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; 368.32 MHz ( period = 2.715 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; 369.69 MHz ( period = 2.705 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; 371.06 MHz ( period = 2.695 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; 371.20 MHz ( period = 2.694 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; 373.97 MHz ( period = 2.674 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; 374.67 MHz ( period = 2.669 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; 375.09 MHz ( period = 2.666 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; 383.58 MHz ( period = 2.607 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; 384.02 MHz ( period = 2.604 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; 384.62 MHz ( period = 2.600 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; 385.06 MHz ( period = 2.597 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; 385.65 MHz ( period = 2.593 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; 385.80 MHz ( period = 2.592 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; 388.20 MHz ( period = 2.576 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; 388.20 MHz ( period = 2.576 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; 389.26 MHz ( period = 2.569 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; 390.78 MHz ( period = 2.559 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; 390.93 MHz ( period = 2.558 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; 393.70 MHz ( period = 2.540 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; 394.79 MHz ( period = 2.533 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; 400.00 MHz ( period = 2.500 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; 401.28 MHz ( period = 2.492 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; 401.77 MHz ( period = 2.489 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; 403.39 MHz ( period = 2.479 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; 403.55 MHz ( period = 2.478 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; 412.88 MHz ( period = 2.422 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; 414.08 MHz ( period = 2.415 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 417.36 MHz ( period = 2.396 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.257 ns                ;
; N/A   ; 418.94 MHz ( period = 2.387 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.316 ns                ;
; N/A   ; 420.17 MHz ( period = 2.380 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; 424.63 MHz ( period = 2.355 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; 427.72 MHz ( period = 2.338 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; 430.85 MHz ( period = 2.321 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; 436.11 MHz ( period = 2.293 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                        ; None                      ; 1.053 ns                ;
; N/A   ; 436.68 MHz ( period = 2.290 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; 439.56 MHz ( period = 2.275 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 0.852 ns                ;
; N/A   ; 475.29 MHz ( period = 2.104 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                        ; None                      ; 1.059 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'init_control[6]'                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                      ; To                                                                        ; From Clock      ; To Clock        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 374.11 MHz ( period = 2.673 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 391.08 MHz ( period = 2.557 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; 398.09 MHz ( period = 2.512 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; 401.77 MHz ( period = 2.489 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 407.33 MHz ( period = 2.455 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.384 ns                ;
; N/A   ; 414.94 MHz ( period = 2.410 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; 424.27 MHz ( period = 2.357 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 425.89 MHz ( period = 2.348 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; 445.04 MHz ( period = 2.247 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 446.63 MHz ( period = 2.239 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; 449.44 MHz ( period = 2.225 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 453.93 MHz ( period = 2.203 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; 454.75 MHz ( period = 2.199 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; 457.46 MHz ( period = 2.186 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; 466.85 MHz ( period = 2.142 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; 469.26 MHz ( period = 2.131 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; 470.37 MHz ( period = 2.126 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; 478.01 MHz ( period = 2.092 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 489.48 MHz ( period = 2.043 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; 489.72 MHz ( period = 2.042 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; 492.37 MHz ( period = 2.031 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; 497.51 MHz ( period = 2.010 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; 497.51 MHz ( period = 2.010 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.015 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.257 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.316 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.053 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ; init_control[6] ; None                        ; None                      ; 0.852 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'init_control[3]'                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                      ; To                                                                        ; From Clock      ; To Clock        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 420.70 MHz ( period = 2.377 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 431.41 MHz ( period = 2.318 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; 431.59 MHz ( period = 2.317 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 447.83 MHz ( period = 2.233 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 449.84 MHz ( period = 2.223 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; 454.34 MHz ( period = 2.201 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; 457.67 MHz ( period = 2.185 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; 460.41 MHz ( period = 2.172 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; 468.16 MHz ( period = 2.136 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; 468.82 MHz ( period = 2.133 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 473.48 MHz ( period = 2.112 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; 476.42 MHz ( period = 2.099 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.384 ns                ;
; N/A   ; 483.56 MHz ( period = 2.068 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; 485.91 MHz ( period = 2.058 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 489.48 MHz ( period = 2.043 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; 489.72 MHz ( period = 2.042 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; 491.88 MHz ( period = 2.033 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; 492.37 MHz ( period = 2.031 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; 497.51 MHz ( period = 2.010 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; 497.51 MHz ( period = 2.010 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.015 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.257 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.316 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.053 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[3] ; init_control[3] ; None                        ; None                      ; 0.852 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'init_control[5]'                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                      ; To                                                                        ; From Clock      ; To Clock        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 394.17 MHz ( period = 2.537 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 401.77 MHz ( period = 2.489 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; 403.88 MHz ( period = 2.476 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; 419.99 MHz ( period = 2.381 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 424.09 MHz ( period = 2.358 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; 438.79 MHz ( period = 2.279 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 443.66 MHz ( period = 2.254 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; 444.05 MHz ( period = 2.252 ns )               ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; 453.72 MHz ( period = 2.204 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; 456.83 MHz ( period = 2.189 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; 462.32 MHz ( period = 2.163 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; 463.61 MHz ( period = 2.157 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; 472.37 MHz ( period = 2.117 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; 477.33 MHz ( period = 2.095 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 479.85 MHz ( period = 2.084 ns )               ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; 483.79 MHz ( period = 2.067 ns )               ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; 485.20 MHz ( period = 2.061 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.384 ns                ;
; N/A   ; 488.04 MHz ( period = 2.049 ns )               ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; 489.48 MHz ( period = 2.043 ns )               ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; 489.72 MHz ( period = 2.042 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; 492.37 MHz ( period = 2.031 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; 497.51 MHz ( period = 2.010 ns )               ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; 497.51 MHz ( period = 2.010 ns )               ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.015 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.257 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.316 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 0.852 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.053 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ; init_control[5] ; None                        ; None                      ; 1.059 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                                                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[3]     ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[3] ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[2]     ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 3.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 3.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[3]     ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[0]     ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[3] ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[1]     ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 3.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[2]     ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]   ; clock      ; clock    ; None                       ; None                       ; 1.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[2]     ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 3.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 2.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[3] ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; clock      ; clock    ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[1]     ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 3.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[0]     ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 2.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; clock      ; clock    ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[1]     ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 2.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[1]     ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[0]     ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 2.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; clock      ; clock    ; None                       ; None                       ; 3.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[1]     ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[3]     ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 2.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[0]     ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[1]     ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[1]     ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[1]     ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[0]     ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 2.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[0]     ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 2.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[3] ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 2.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]   ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[0]     ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 2.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]   ; clock      ; clock    ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[2]     ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[2]   ; clock      ; clock    ; None                       ; None                       ; 2.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]   ; clock      ; clock    ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[3]     ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[2]     ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]   ; clock      ; clock    ; None                       ; None                       ; 3.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[2]     ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]   ; clock      ; clock    ; None                       ; None                       ; 3.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]   ; clock      ; clock    ; None                       ; None                       ; 2.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[3] ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[2]     ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[2]   ; clock      ; clock    ; None                       ; None                       ; 2.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                  ; clock      ; clock    ; None                       ; None                       ; 2.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock      ; clock    ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[3] ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock      ; clock    ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[3]     ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 3.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock      ; clock    ; None                       ; None                       ; 2.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 2.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 2.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[3] ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[3]   ; clock      ; clock    ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]   ; clock      ; clock    ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]   ; clock      ; clock    ; None                       ; None                       ; 2.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                             ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock      ; clock    ; None                       ; None                       ; 1.059 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                   ;                                                                           ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'init'                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                      ; To                                                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                       ; None                       ; 0.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init       ; init     ; None                       ; None                       ; 0.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init       ; init     ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init       ; init     ; None                       ; None                       ; 0.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init       ; init     ; None                       ; None                       ; 1.124 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From            ; To                                                                                                                            ; To Clock        ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A                                     ; None                                                ; 6.151 ns   ; init_control[4] ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 ; clock           ;
; N/A                                     ; None                                                ; 6.102 ns   ; init            ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 ; clock           ;
; N/A                                     ; None                                                ; 5.979 ns   ; init_control[4] ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                        ; clock           ;
; N/A                                     ; None                                                ; 5.930 ns   ; init            ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                        ; clock           ;
; N/A                                     ; None                                                ; 5.621 ns   ; init_control[3] ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 ; clock           ;
; N/A                                     ; None                                                ; 5.240 ns   ; init_control[3] ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                        ; clock           ;
; N/A                                     ; None                                                ; 5.190 ns   ; init_data[3]    ; memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0 ; clock           ;
; N/A                                     ; None                                                ; 4.878 ns   ; init_data[3]    ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                                        ; clock           ;
; N/A                                     ; None                                                ; 4.514 ns   ; init_control[4] ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; clock           ;
; N/A                                     ; None                                                ; 4.465 ns   ; init            ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; clock           ;
; N/A                                     ; None                                                ; 4.280 ns   ; zero            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                           ; clock           ;
; N/A                                     ; None                                                ; 4.280 ns   ; zero            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                           ; clock           ;
; N/A                                     ; None                                                ; 4.280 ns   ; zero            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                           ; clock           ;
; N/A                                     ; None                                                ; 4.280 ns   ; zero            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                           ; clock           ;
; N/A                                     ; None                                                ; 4.280 ns   ; zero            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                           ; clock           ;
; N/A                                     ; None                                                ; 4.280 ns   ; zero            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                           ; clock           ;
; N/A                                     ; None                                                ; 4.280 ns   ; zero            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                           ; clock           ;
; N/A                                     ; None                                                ; 4.280 ns   ; zero            ; control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                           ; clock           ;
; N/A                                     ; None                                                ; 4.214 ns   ; init_control[3] ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; clock           ;
; N/A                                     ; None                                                ; 3.859 ns   ; init_data[1]    ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; clock           ;
; N/A                                     ; None                                                ; 3.761 ns   ; init_control[4] ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[3]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.712 ns   ; init            ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[3]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.691 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.653 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.642 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.604 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.597 ns   ; init            ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.597 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.595 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.586 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.584 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.567 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.548 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.546 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.537 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.536 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.535 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.534 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.530 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.523 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.518 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.501 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.498 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.490 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.486 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.481 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.481 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.478 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.452 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.449 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.449 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.443 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.442 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.441 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.440 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.437 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.432 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.431 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.429 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.429 ns   ; init_control[4] ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[3]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.423 ns   ; init_control[4] ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.412 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.400 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.400 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.394 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.391 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.391 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.390 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.384 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.380 ns   ; init            ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[3]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.374 ns   ; init            ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.363 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.360 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.357 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.353 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.349 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.342 ns   ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.335 ns   ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.331 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.320 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.320 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.315 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.314 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 3.309 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.308 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.308 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.305 ns   ; init            ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.300 ns   ; init_control[4] ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.294 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.290 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.271 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.271 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.266 ns   ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.265 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 3.260 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.259 ns   ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.257 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.252 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.251 ns   ; init            ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.247 ns   ; init_control[4] ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.247 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.243 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.240 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.236 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.229 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.227 ns   ; init_control[6] ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.221 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.219 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.214 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.210 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.208 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.205 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.198 ns   ; init            ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.198 ns   ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.191 ns   ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.177 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.170 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.166 ns   ; init            ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.159 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 3.148 ns   ; init_control[4] ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.131 ns   ; init_control[3] ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.126 ns   ; init_control[4] ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.104 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 3.101 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 3.092 ns   ; init_control[4] ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.091 ns   ; init_control[5] ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.080 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.077 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.073 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.055 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 3.052 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 3.043 ns   ; init            ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.042 ns   ; init_control[4] ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.040 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.040 ns   ; init_control[4] ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[0]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.035 ns   ; init_control[6] ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.035 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 3.032 ns   ; init_data[2]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.028 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.022 ns   ; init_control[3] ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[3]                                                       ; clock           ;
; N/A                                     ; None                                                ; 3.015 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.005 ns   ; init_data[1]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 3.002 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.995 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.994 ns   ; init_data[2]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.994 ns   ; init_data[1]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.994 ns   ; init_control[4] ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                                                       ; clock           ;
; N/A                                     ; None                                                ; 2.991 ns   ; init            ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[0]                                                       ; clock           ;
; N/A                                     ; None                                                ; 2.978 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.977 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.953 ns   ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.946 ns   ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.945 ns   ; init            ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                                                       ; clock           ;
; N/A                                     ; None                                                ; 2.939 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.938 ns   ; init_data[2]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.937 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[5] ;
; N/A                                     ; None                                                ; 2.929 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.927 ns   ; init_data[2]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.913 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.891 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.888 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[5] ;
; N/A                                     ; None                                                ; 2.888 ns   ; init_data[1]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.885 ns   ; init_control[4] ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]                                                       ; clock           ;
; N/A                                     ; None                                                ; 2.882 ns   ; init            ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                                                       ; clock           ;
; N/A                                     ; None                                                ; 2.880 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.866 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.859 ns   ; init_data[1]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.856 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[5] ;
; N/A                                     ; None                                                ; 2.850 ns   ; init_data[1]    ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.848 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.844 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.842 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.836 ns   ; init            ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]                                                       ; clock           ;
; N/A                                     ; None                                                ; 2.831 ns   ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.827 ns   ; init_data[2]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.823 ns   ; init_data[0]    ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                                                       ; clock           ;
; N/A                                     ; None                                                ; 2.822 ns   ; init_data[1]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.819 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[5] ;
; N/A                                     ; None                                                ; 2.807 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[5] ;
; N/A                                     ; None                                                ; 2.799 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.795 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.793 ns   ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.790 ns   ; init_data[2]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.781 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.770 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[5] ;
; N/A                                     ; None                                                ; 2.768 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.767 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.760 ns   ; init_data[0]    ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[5] ;
; N/A                                     ; None                                                ; 2.757 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.748 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.732 ns   ; init_data[2]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.730 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.727 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                     ; init_control[5] ;
; N/A                                     ; None                                                ; 2.725 ns   ; init_data[2]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[3] ;
; N/A                                     ; None                                                ; 2.725 ns   ; init_data[1]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.722 ns   ; init_control[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                                     ; init            ;
; N/A                                     ; None                                                ; 2.721 ns   ; init_control[4] ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[1]                                                       ; clock           ;
; N/A                                     ; None                                                ; 2.719 ns   ; init_control[4] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[5] ;
; N/A                                     ; None                                                ; 2.718 ns   ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                     ; init_control[6] ;
; N/A                                     ; None                                                ; 2.718 ns   ; init_data[1]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; init_control[3] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                 ;                                                                                                                               ;                 ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+------------+-----------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                               ; To         ; From Clock      ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+------------+-----------------+
; N/A                                     ; None                                                ; 14.292 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 14.232 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 14.183 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 13.931 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 13.930 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 13.918 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 13.849 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 13.821 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 13.770 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 13.738 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 13.735 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 13.571 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 13.505 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 13.420 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 13.415 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 13.328 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 12.544 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 12.433 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 12.360 ns  ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[1]                                ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 12.332 ns  ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[3]                                ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 12.256 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 12.226 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 12.203 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 12.158 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 12.141 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 12.141 ns  ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[0]                                ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 12.077 ns  ; sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[2]                                ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 12.048 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 12.030 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 12.027 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; address[1] ; clock           ;
; N/A                                     ; None                                                ; 12.014 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 11.970 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 11.935 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.875 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.864 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.842 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.824 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.823 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.815 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; address[3] ; clock           ;
; N/A                                     ; None                                                ; 11.800 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.755 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.753 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.749 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.722 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                            ; address[2] ; clock           ;
; N/A                                     ; None                                                ; 11.702 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 11.676 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                            ; address[3] ; clock           ;
; N/A                                     ; None                                                ; 11.669 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; address[1] ; clock           ;
; N/A                                     ; None                                                ; 11.669 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.646 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.637 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 11.617 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.598 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.594 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.567 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.555 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.549 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.546 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.523 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.498 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.497 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; address[3] ; clock           ;
; N/A                                     ; None                                                ; 11.478 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.452 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                            ; address[3] ; clock           ;
; N/A                                     ; None                                                ; 11.451 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.440 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.440 ns  ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                           ; a[2]       ; clock           ;
; N/A                                     ; None                                                ; 11.429 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; address[3] ; clock           ;
; N/A                                     ; None                                                ; 11.382 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                            ; address[2] ; clock           ;
; N/A                                     ; None                                                ; 11.369 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.361 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.353 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.344 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; address[0] ; clock           ;
; N/A                                     ; None                                                ; 11.336 ns  ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                            ; address[2] ; clock           ;
; N/A                                     ; None                                                ; 11.330 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[5] ;
; N/A                                     ; None                                                ; 11.301 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[3]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.299 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.290 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.271 ns  ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                             ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 11.264 ns  ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.246 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init            ;
; N/A                                     ; None                                                ; 11.245 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.241 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; address[3] ; clock           ;
; N/A                                     ; None                                                ; 11.234 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; address[7] ; clock           ;
; N/A                                     ; None                                                ; 11.224 ns  ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                           ; b[2]       ; clock           ;
; N/A                                     ; None                                                ; 11.220 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[5] ;
; N/A                                     ; None                                                ; 11.191 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; address[1] ; clock           ;
; N/A                                     ; None                                                ; 11.189 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[5] ;
; N/A                                     ; None                                                ; 11.148 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; address[1] ; clock           ;
; N/A                                     ; None                                                ; 11.146 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.137 ns  ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                           ; a[1]       ; clock           ;
; N/A                                     ; None                                                ; 11.136 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init            ;
; N/A                                     ; None                                                ; 11.129 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[6] ;
; N/A                                     ; None                                                ; 11.125 ns  ; control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.120 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                            ; address[2] ; clock           ;
; N/A                                     ; None                                                ; 11.105 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init            ;
; N/A                                     ; None                                                ; 11.093 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.069 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[6] ;
; N/A                                     ; None                                                ; 11.028 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; address[6] ; clock           ;
; N/A                                     ; None                                                ; 11.024 ns  ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                           ; a[3]       ; clock           ;
; N/A                                     ; None                                                ; 11.022 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 11.020 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[6] ;
; N/A                                     ; None                                                ; 11.012 ns  ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                             ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 10.980 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.973 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; address[3] ; clock           ;
; N/A                                     ; None                                                ; 10.969 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.957 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; address[5] ; clock           ;
; N/A                                     ; None                                                ; 10.956 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.920 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init            ;
; N/A                                     ; None                                                ; 10.908 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; address[3] ; clock           ;
; N/A                                     ; None                                                ; 10.885 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init            ;
; N/A                                     ; None                                                ; 10.880 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                            ; address[2] ; clock           ;
; N/A                                     ; None                                                ; 10.873 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.872 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init            ;
; N/A                                     ; None                                                ; 10.861 ns  ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                             ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 10.829 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; address[0] ; clock           ;
; N/A                                     ; None                                                ; 10.815 ns  ; control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                            ; address[2] ; clock           ;
; N/A                                     ; None                                                ; 10.807 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.797 ns  ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                           ; b[0]       ; clock           ;
; N/A                                     ; None                                                ; 10.789 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init            ;
; N/A                                     ; None                                                ; 10.783 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.776 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.768 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.767 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.755 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.746 ns  ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 10.728 ns  ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                             ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 10.723 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init            ;
; N/A                                     ; None                                                ; 10.720 ns  ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                           ; a[0]       ; clock           ;
; N/A                                     ; None                                                ; 10.699 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init            ;
; N/A                                     ; None                                                ; 10.696 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.692 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init            ;
; N/A                                     ; None                                                ; 10.686 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.678 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.618 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init            ;
; N/A                                     ; None                                                ; 10.612 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init            ;
; N/A                                     ; None                                                ; 10.608 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.607 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.597 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.594 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.575 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.572 ns  ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                           ; b[1]       ; clock           ;
; N/A                                     ; None                                                ; 10.572 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.561 ns  ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 10.559 ns  ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 10.537 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init            ;
; N/A                                     ; None                                                ; 10.524 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init            ;
; N/A                                     ; None                                                ; 10.483 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.462 ns  ; control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 10.457 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[5] ;
; N/A                                     ; None                                                ; 10.454 ns  ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                           ; b[3]       ; clock           ;
; N/A                                     ; None                                                ; 10.423 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init            ;
; N/A                                     ; None                                                ; 10.408 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.407 ns  ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 10.396 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[3] ;
; N/A                                     ; None                                                ; 10.373 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init            ;
; N/A                                     ; None                                                ; 10.350 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[3] ;
; N/A                                     ; None                                                ; 10.294 ns  ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 10.278 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.267 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[3] ;
; N/A                                     ; None                                                ; 10.257 ns  ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.217 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                          ; data[3]    ; init_control[3] ;
; N/A                                     ; None                                                ; 10.207 ns  ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 10.188 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.102 ns  ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 10.101 ns  ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[6] ;
; N/A                                     ; None                                                ; 10.078 ns  ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 10.048 ns  ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[3] ;
; N/A                                     ; None                                                ; 10.040 ns  ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; data[3]    ; clock           ;
; N/A                                     ; None                                                ; 10.035 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[3] ;
; N/A                                     ; None                                                ; 10.022 ns  ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[3] ;
; N/A                                     ; None                                                ; 10.015 ns  ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 10.003 ns  ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 9.997 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 9.967 ns   ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[3] ;
; N/A                                     ; None                                                ; 9.938 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; data[2]    ; clock           ;
; N/A                                     ; None                                                ; 9.901 ns   ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[3] ;
; N/A                                     ; None                                                ; 9.890 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 9.854 ns   ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[3] ;
; N/A                                     ; None                                                ; 9.853 ns   ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[3] ;
; N/A                                     ; None                                                ; 9.842 ns   ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[3] ;
; N/A                                     ; None                                                ; 9.837 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 9.835 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 9.830 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 9.811 ns   ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                          ; data[2]    ; init_control[3] ;
; N/A                                     ; None                                                ; 9.797 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; data[0]    ; clock           ;
; N/A                                     ; None                                                ; 9.731 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; data[1]    ; clock           ;
; N/A                                     ; None                                                ; 9.724 ns   ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[3] ;
; N/A                                     ; None                                                ; 9.655 ns   ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                          ; data[0]    ; init_control[3] ;
; N/A                                     ; None                                                ; 9.504 ns   ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                          ; data[1]    ; init_control[3] ;
; N/A                                     ; None                                                ; 9.292 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; c[10]      ; clock           ;
; N/A                                     ; None                                                ; 9.232 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; c[10]      ; clock           ;
; N/A                                     ; None                                                ; 9.154 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 9.094 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 9.046 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; c[10]      ; clock           ;
; N/A                                     ; None                                                ; 9.000 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; control[8] ; clock           ;
; N/A                                     ; None                                                ; 8.908 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; address[4] ; clock           ;
; N/A                                     ; None                                                ; 8.888 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; c[10]      ; clock           ;
; N/A                                     ; None                                                ; 8.851 ns   ; control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                             ; control[5] ; clock           ;
; N/A                                     ; None                                                ; 8.836 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; c[11]      ; clock           ;
; N/A                                     ; None                                                ; 8.778 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; c[1]       ; clock           ;
; N/A                                     ; None                                                ; 8.750 ns   ; control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; address[4] ; clock           ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                    ;            ;                 ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+------------+-----------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+-----------------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From            ; To      ;
+-------+-------------------+-----------------+-----------------+---------+
; N/A   ; None              ; 11.777 ns       ; init_control[4] ; data[3] ;
; N/A   ; None              ; 11.728 ns       ; init            ; data[3] ;
; N/A   ; None              ; 11.448 ns       ; init_control[4] ; data[2] ;
; N/A   ; None              ; 11.399 ns       ; init            ; data[2] ;
; N/A   ; None              ; 11.367 ns       ; init_control[4] ; data[0] ;
; N/A   ; None              ; 11.318 ns       ; init            ; data[0] ;
; N/A   ; None              ; 11.254 ns       ; init_control[3] ; data[2] ;
; N/A   ; None              ; 11.225 ns       ; init_control[3] ; data[3] ;
; N/A   ; None              ; 11.179 ns       ; init_data[0]    ; data[0] ;
; N/A   ; None              ; 11.119 ns       ; init_control[4] ; data[1] ;
; N/A   ; None              ; 11.070 ns       ; init            ; data[1] ;
; N/A   ; None              ; 10.884 ns       ; init_control[3] ; data[1] ;
; N/A   ; None              ; 10.866 ns       ; init_control[3] ; data[0] ;
; N/A   ; None              ; 10.863 ns       ; init_data[3]    ; data[3] ;
; N/A   ; None              ; 10.750 ns       ; init_data[2]    ; data[2] ;
; N/A   ; None              ; 10.529 ns       ; init_data[1]    ; data[1] ;
; N/A   ; None              ; 8.150 ns        ; init_control[5] ; data[2] ;
; N/A   ; None              ; 8.141 ns        ; init_control[5] ; data[3] ;
; N/A   ; None              ; 8.088 ns        ; init_control[5] ; data[0] ;
; N/A   ; None              ; 7.920 ns        ; init_control[5] ; data[1] ;
; N/A   ; None              ; 7.849 ns        ; init_control[6] ; data[2] ;
; N/A   ; None              ; 7.664 ns        ; init_control[6] ; data[0] ;
; N/A   ; None              ; 7.662 ns        ; init_control[6] ; data[3] ;
; N/A   ; None              ; 7.565 ns        ; init_control[6] ; data[1] ;
+-------+-------------------+-----------------+-----------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------+---------------------------------------------------------------------------+-----------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From            ; To                                                                        ; To Clock        ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------+---------------------------------------------------------------------------+-----------------+
; N/A                                     ; None                                                ; 6.006 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.857 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.791 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.672 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 5.642 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.523 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 5.455 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 5.453 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 5.404 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 5.361 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.306 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 5.304 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.304 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 5.255 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 5.241 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 5.238 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.228 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 5.212 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.210 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 5.092 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 5.089 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.089 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 5.079 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 5.061 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 5.058 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 5.003 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 4.998 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 4.994 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 4.949 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 4.940 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 4.909 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 4.854 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 4.845 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 4.800 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 4.776 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 4.730 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 4.724 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 4.695 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 4.659 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 4.651 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 4.627 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 4.567 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 4.543 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 4.536 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 4.499 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 4.396 ns  ; init            ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock           ;
; N/A                                     ; None                                                ; 4.320 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 4.296 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 4.261 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 4.247 ns  ; init_control[6] ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock           ;
; N/A                                     ; None                                                ; 3.872 ns  ; init            ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock           ;
; N/A                                     ; None                                                ; 3.757 ns  ; init            ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock           ;
; N/A                                     ; None                                                ; 3.749 ns  ; init            ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock           ;
; N/A                                     ; None                                                ; 3.723 ns  ; init_control[6] ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock           ;
; N/A                                     ; None                                                ; 3.694 ns  ; init_control[5] ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                  ; clock           ;
; N/A                                     ; None                                                ; 3.608 ns  ; init_control[6] ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock           ;
; N/A                                     ; None                                                ; 3.600 ns  ; init_control[6] ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock           ;
; N/A                                     ; None                                                ; 3.468 ns  ; init            ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock           ;
; N/A                                     ; None                                                ; 3.365 ns  ; init            ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                  ; clock           ;
; N/A                                     ; None                                                ; 3.319 ns  ; init_control[6] ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock           ;
; N/A                                     ; None                                                ; 3.299 ns  ; init_control[5] ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                  ; clock           ;
; N/A                                     ; None                                                ; 3.252 ns  ; init_control[5] ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                  ; clock           ;
; N/A                                     ; None                                                ; 3.250 ns  ; init            ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                  ; clock           ;
; N/A                                     ; None                                                ; 3.241 ns  ; init            ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                  ; clock           ;
; N/A                                     ; None                                                ; 3.216 ns  ; init_control[6] ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                  ; clock           ;
; N/A                                     ; None                                                ; 3.192 ns  ; init_control[5] ; sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clock           ;
; N/A                                     ; None                                                ; 3.101 ns  ; init_control[6] ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                  ; clock           ;
; N/A                                     ; None                                                ; 3.097 ns  ; init            ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]   ; clock           ;
; N/A                                     ; None                                                ; 3.092 ns  ; init_control[6] ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                  ; clock           ;
; N/A                                     ; None                                                ; 3.044 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.960 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 2.948 ns  ; init_control[6] ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]   ; clock           ;
; N/A                                     ; None                                                ; 2.895 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.843 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.828 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.821 ns  ; init_control[5] ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                  ; clock           ;
; N/A                                     ; None                                                ; 2.811 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 2.791 ns  ; init_control[5] ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                  ; clock           ;
; N/A                                     ; None                                                ; 2.745 ns  ; init_control[5] ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                  ; clock           ;
; N/A                                     ; None                                                ; 2.744 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 2.710 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.694 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.685 ns  ; init_control[5] ; sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                  ; clock           ;
; N/A                                     ; None                                                ; 2.679 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.628 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.626 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init            ;
; N/A                                     ; None                                                ; 2.606 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.595 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 2.561 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.522 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 2.516 ns  ; init            ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]   ; clock           ;
; N/A                                     ; None                                                ; 2.509 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.493 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.491 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.479 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.477 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init            ;
; N/A                                     ; None                                                ; 2.469 ns  ; init_control[5] ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]   ; clock           ;
; N/A                                     ; None                                                ; 2.457 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.441 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.411 ns  ; init_data[3]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 2.409 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init            ;
; N/A                                     ; None                                                ; 2.407 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init            ;
; N/A                                     ; None                                                ; 2.373 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 2.367 ns  ; init_control[6] ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]   ; clock           ;
; N/A                                     ; None                                                ; 2.362 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.360 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.357 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init            ;
; N/A                                     ; None                                                ; 2.354 ns  ; init            ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]   ; clock           ;
; N/A                                     ; None                                                ; 2.344 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.342 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.342 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.301 ns  ; init_control[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 2.292 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.292 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.290 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.278 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init            ;
; N/A                                     ; None                                                ; 2.265 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.260 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init            ;
; N/A                                     ; None                                                ; 2.258 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 2.258 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init            ;
; N/A                                     ; None                                                ; 2.247 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.244 ns  ; init            ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]   ; clock           ;
; N/A                                     ; None                                                ; 2.242 ns  ; init            ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]   ; clock           ;
; N/A                                     ; None                                                ; 2.241 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.213 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.208 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init            ;
; N/A                                     ; None                                                ; 2.205 ns  ; init_control[6] ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]   ; clock           ;
; N/A                                     ; None                                                ; 2.198 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.196 ns  ; init_data[3]    ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 2.181 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init            ;
; N/A                                     ; None                                                ; 2.175 ns  ; init            ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[0]   ; clock           ;
; N/A                                     ; None                                                ; 2.168 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.163 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init            ;
; N/A                                     ; None                                                ; 2.144 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.143 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.141 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.141 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.133 ns  ; init            ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[1]   ; clock           ;
; N/A                                     ; None                                                ; 2.132 ns  ; init            ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[1]   ; clock           ;
; N/A                                     ; None                                                ; 2.129 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0] ; init            ;
; N/A                                     ; None                                                ; 2.126 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.116 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.110 ns  ; init            ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ;
; N/A                                     ; None                                                ; 2.109 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.107 ns  ; init_control[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 2.103 ns  ; init            ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]   ; clock           ;
; N/A                                     ; None                                                ; 2.098 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.095 ns  ; init_control[6] ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]   ; clock           ;
; N/A                                     ; None                                                ; 2.093 ns  ; init_control[6] ; control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]   ; clock           ;
; N/A                                     ; None                                                ; 2.092 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.087 ns  ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 2.086 ns  ; init_control[3] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 2.084 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init            ;
; N/A                                     ; None                                                ; 2.078 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.065 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.060 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init            ;
; N/A                                     ; None                                                ; 2.058 ns  ; init_data[2]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; clock           ;
; N/A                                     ; None                                                ; 2.049 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.049 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 2.047 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.042 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 2.040 ns  ; init_control[3] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 2.036 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.032 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init            ;
; N/A                                     ; None                                                ; 2.026 ns  ; init_control[6] ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[0]   ; clock           ;
; N/A                                     ; None                                                ; 2.021 ns  ; init            ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[0]   ; clock           ;
; N/A                                     ; None                                                ; 2.019 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ;
; N/A                                     ; None                                                ; 2.014 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init            ;
; N/A                                     ; None                                                ; 2.011 ns  ; init            ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; N/A                                     ; None                                                ; 2.011 ns  ; init_data[1]    ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 1.995 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ;
; N/A                                     ; None                                                ; 1.989 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[5] ;
; N/A                                     ; None                                                ; 1.987 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init_control[5] ;
; N/A                                     ; None                                                ; 1.984 ns  ; init_control[6] ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[1]   ; clock           ;
; N/A                                     ; None                                                ; 1.983 ns  ; init_control[6] ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[1]   ; clock           ;
; N/A                                     ; None                                                ; 1.978 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init_control[5] ;
; N/A                                     ; None                                                ; 1.961 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ;
; N/A                                     ; None                                                ; 1.960 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 1.954 ns  ; init_control[6] ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]   ; clock           ;
; N/A                                     ; None                                                ; 1.952 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; init            ;
; N/A                                     ; None                                                ; 1.935 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1] ; init            ;
; N/A                                     ; None                                                ; 1.929 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init_control[6] ;
; N/A                                     ; None                                                ; 1.929 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0] ; init            ;
; N/A                                     ; None                                                ; 1.926 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; N/A                                     ; None                                                ; 1.916 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; init_control[6] ;
; N/A                                     ; None                                                ; 1.911 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2] ; init            ;
; N/A                                     ; None                                                ; 1.910 ns  ; init            ; control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[2]   ; clock           ;
; N/A                                     ; None                                                ; 1.904 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[5] ;
; N/A                                     ; None                                                ; 1.903 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; init            ;
; N/A                                     ; None                                                ; 1.900 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3] ; init            ;
; N/A                                     ; None                                                ; 1.898 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ;
; N/A                                     ; None                                                ; 1.896 ns  ; init_control[5] ; control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]   ; clock           ;
; N/A                                     ; None                                                ; 1.895 ns  ; init            ; registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2] ; init_control[6] ;
; N/A                                     ; None                                                ; 1.894 ns  ; init_control[5] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2] ; init            ;
; N/A                                     ; None                                                ; 1.893 ns  ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0] ; clock           ;
; N/A                                     ; None                                                ; 1.892 ns  ; init_control[4] ; registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1] ; clock           ;
; N/A                                     ; None                                                ; 1.875 ns  ; init            ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; init_control[3] ;
; N/A                                     ; None                                                ; 1.872 ns  ; init_control[6] ; control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[0]   ; clock           ;
; N/A                                     ; None                                                ; 1.872 ns  ; init_control[4] ; registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; clock           ;
; N/A                                     ; None                                                ; 1.862 ns  ; init_control[6] ; registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3] ; init_control[6] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                 ;                                                                           ;                 ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------+---------------------------------------------------------------------------+-----------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Nov 10 01:09:21 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sifoLab4 -c sifoLab4 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "init" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "init_control[6]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "init_control[3]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "init_control[5]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected gated clock "control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]~0" as buffer
    Info: Detected gated clock "control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0" as buffer
    Info: Detected gated clock "control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]~0" as buffer
    Info: Detected gated clock "sum:inst9|inst14" as buffer
    Info: Detected gated clock "registers:inst2|inst15~0" as buffer
    Info: Detected gated clock "registers:inst2|inst9~0" as buffer
    Info: Detected gated clock "registers:inst2|inst6~0" as buffer
    Info: Detected gated clock "control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0" as buffer
    Info: Detected gated clock "sum:inst9|inst15" as buffer
    Info: Detected gated clock "registers:inst2|inst12~0" as buffer
    Info: Detected gated clock "control:inst|inst41~0" as buffer
    Info: Detected gated clock "control:inst|inst40~0" as buffer
    Info: Detected gated clock "control~0" as buffer
    Info: Detected ripple clock "control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "control~1" as buffer
    Info: Detected gated clock "control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]~0" as buffer
    Info: Detected gated clock "control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]~0" as buffer
Info: Clock "clock" has Internal fmax of 57.93 MHz between source register "registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]" and destination memory "memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0" (period= 17.262 ns)
    Info: + Longest register to memory delay is 1.956 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]'
        Info: 2: + IC(0.257 ns) + CELL(0.228 ns) = 0.485 ns; Loc. = LCCOMB_X19_Y16_N10; Fanout = 6; COMB Node = 'registers:inst2|inst21[3]~3'
        Info: 3: + IC(0.262 ns) + CELL(0.272 ns) = 1.019 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 1; COMB Node = 'memory:inst1|inst12[3]~0'
        Info: 4: + IC(0.803 ns) + CELL(0.134 ns) = 1.956 ns; Loc. = M512_X24_Y18; Fanout = 1; MEM Node = 'memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0'
        Info: Total cell delay = 0.634 ns ( 32.41 % )
        Info: Total interconnect delay = 1.322 ns ( 67.59 % )
    Info: - Smallest clock skew is -6.653 ns
        Info: + Shortest clock path from clock "clock" to destination memory is 2.312 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.459 ns) = 2.312 ns; Loc. = M512_X24_Y18; Fanout = 1; MEM Node = 'memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0'
            Info: Total cell delay = 1.313 ns ( 56.79 % )
            Info: Total interconnect delay = 0.999 ns ( 43.21 % )
        Info: - Longest clock path from clock "clock" to source register is 8.965 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.491 ns) + CELL(0.712 ns) = 3.057 ns; Loc. = LCFF_X18_Y17_N5; Fanout = 30; REG Node = 'control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]'
            Info: 3: + IC(0.300 ns) + CELL(0.346 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 3; COMB Node = 'control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0'
            Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 3.975 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 11; REG Node = 'control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]'
            Info: 5: + IC(0.631 ns) + CELL(0.378 ns) = 4.984 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 2; COMB Node = 'control:inst|inst41~0'
            Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.434 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'
            Info: 7: + IC(0.398 ns) + CELL(0.346 ns) = 6.178 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'registers:inst2|inst9~0'
            Info: 8: + IC(1.860 ns) + CELL(0.000 ns) = 8.038 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'registers:inst2|inst9~0clkctrl'
            Info: 9: + IC(0.874 ns) + CELL(0.053 ns) = 8.965 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]'
            Info: Total cell delay = 2.967 ns ( 33.10 % )
            Info: Total interconnect delay = 5.998 ns ( 66.90 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "init" has Internal fmax of 310.95 MHz between source register "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]" and destination register "registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]" (period= 3.216 ns)
    Info: + Longest register to register delay is 1.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.218 ns) + CELL(0.154 ns) = 0.372 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2|inst21[0]~11'
        Info: 3: + IC(0.307 ns) + CELL(0.225 ns) = 0.904 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2|inst21[0]~34'
        Info: 4: + IC(0.244 ns) + CELL(0.053 ns) = 1.201 ns; Loc. = LCCOMB_X17_Y16_N30; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 0.432 ns ( 35.97 % )
        Info: Total interconnect delay = 0.769 ns ( 64.03 % )
    Info: - Smallest clock skew is -1.128 ns
        Info: + Shortest clock path from clock "init" to destination register is 5.007 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'
            Info: 2: + IC(1.408 ns) + CELL(0.053 ns) = 2.325 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 1; COMB Node = 'registers:inst2|inst6~0'
            Info: 3: + IC(1.575 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'registers:inst2|inst6~0clkctrl'
            Info: 4: + IC(0.882 ns) + CELL(0.225 ns) = 5.007 ns; Loc. = LCCOMB_X17_Y16_N30; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.142 ns ( 22.81 % )
            Info: Total interconnect delay = 3.865 ns ( 77.19 % )
        Info: - Longest clock path from clock "init" to source register is 6.135 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'
            Info: 2: + IC(1.275 ns) + CELL(0.053 ns) = 2.192 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 21; COMB Node = 'control~1'
            Info: 3: + IC(0.645 ns) + CELL(0.346 ns) = 3.183 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2|inst12~0'
            Info: 4: + IC(1.816 ns) + CELL(0.000 ns) = 4.999 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2|inst12~0clkctrl'
            Info: 5: + IC(0.908 ns) + CELL(0.228 ns) = 6.135 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.491 ns ( 24.30 % )
            Info: Total interconnect delay = 4.644 ns ( 75.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.887 ns
Info: Clock "init_control[6]" has Internal fmax of 374.11 MHz between source register "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]" and destination register "registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]" (period= 2.673 ns)
    Info: + Longest register to register delay is 1.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]'
        Info: 2: + IC(0.241 ns) + CELL(0.053 ns) = 0.294 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2|inst21[2]~5'
        Info: 3: + IC(0.307 ns) + CELL(0.225 ns) = 0.826 ns; Loc. = LCCOMB_X14_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2|inst21[2]~32'
        Info: 4: + IC(0.346 ns) + CELL(0.228 ns) = 1.400 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]'
        Info: Total cell delay = 0.506 ns ( 36.14 % )
        Info: Total interconnect delay = 0.894 ns ( 63.86 % )
    Info: - Smallest clock skew is -0.466 ns
        Info: + Shortest clock path from clock "init_control[6]" to destination register is 5.518 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 11; CLK Node = 'init_control[6]'
            Info: 2: + IC(1.234 ns) + CELL(0.228 ns) = 2.271 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'
            Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y16_N12; Fanout = 1; COMB Node = 'registers:inst2|inst15~0'
            Info: 4: + IC(1.901 ns) + CELL(0.000 ns) = 4.573 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'registers:inst2|inst15~0clkctrl'
            Info: 5: + IC(0.892 ns) + CELL(0.053 ns) = 5.518 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 1.143 ns ( 20.71 % )
            Info: Total interconnect delay = 4.375 ns ( 79.29 % )
        Info: - Longest clock path from clock "init_control[6]" to source register is 5.984 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 11; CLK Node = 'init_control[6]'
            Info: 2: + IC(1.234 ns) + CELL(0.228 ns) = 2.271 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'
            Info: 3: + IC(0.570 ns) + CELL(0.225 ns) = 3.066 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2|inst12~0'
            Info: 4: + IC(1.816 ns) + CELL(0.000 ns) = 4.882 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2|inst12~0clkctrl'
            Info: 5: + IC(0.877 ns) + CELL(0.225 ns) = 5.984 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 1.487 ns ( 24.85 % )
            Info: Total interconnect delay = 4.497 ns ( 75.15 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.807 ns
Info: Clock "init_control[3]" has Internal fmax of 420.7 MHz between source register "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]" and destination register "registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]" (period= 2.377 ns)
    Info: + Longest register to register delay is 1.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.218 ns) + CELL(0.154 ns) = 0.372 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2|inst21[0]~11'
        Info: 3: + IC(0.307 ns) + CELL(0.225 ns) = 0.904 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2|inst21[0]~34'
        Info: 4: + IC(0.244 ns) + CELL(0.053 ns) = 1.201 ns; Loc. = LCCOMB_X17_Y16_N30; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 0.432 ns ( 35.97 % )
        Info: Total interconnect delay = 0.769 ns ( 64.03 % )
    Info: - Smallest clock skew is -0.289 ns
        Info: + Shortest clock path from clock "init_control[3]" to destination register is 4.996 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 10; CLK Node = 'init_control[3]'
            Info: 2: + IC(1.222 ns) + CELL(0.228 ns) = 2.314 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 1; COMB Node = 'registers:inst2|inst6~0'
            Info: 3: + IC(1.575 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'registers:inst2|inst6~0clkctrl'
            Info: 4: + IC(0.882 ns) + CELL(0.225 ns) = 4.996 ns; Loc. = LCCOMB_X17_Y16_N30; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.317 ns ( 26.36 % )
            Info: Total interconnect delay = 3.679 ns ( 73.64 % )
        Info: - Longest clock path from clock "init_control[3]" to source register is 5.285 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 10; CLK Node = 'init_control[3]'
            Info: 2: + IC(1.241 ns) + CELL(0.228 ns) = 2.333 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2|inst12~0'
            Info: 3: + IC(1.816 ns) + CELL(0.000 ns) = 4.149 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2|inst12~0clkctrl'
            Info: 4: + IC(0.908 ns) + CELL(0.228 ns) = 5.285 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.320 ns ( 24.98 % )
            Info: Total interconnect delay = 3.965 ns ( 75.02 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.887 ns
Info: Clock "init_control[5]" has Internal fmax of 394.17 MHz between source register "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]" and destination register "registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]" (period= 2.537 ns)
    Info: + Longest register to register delay is 1.418 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.218 ns) + CELL(0.154 ns) = 0.372 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2|inst21[0]~11'
        Info: 3: + IC(0.307 ns) + CELL(0.225 ns) = 0.904 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2|inst21[0]~34'
        Info: 4: + IC(0.286 ns) + CELL(0.228 ns) = 1.418 ns; Loc. = LCCOMB_X17_Y16_N4; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 0.607 ns ( 42.81 % )
        Info: Total interconnect delay = 0.811 ns ( 57.19 % )
    Info: - Smallest clock skew is -0.505 ns
        Info: + Shortest clock path from clock "init_control[5]" to destination register is 5.714 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 10; CLK Node = 'init_control[5]'
            Info: 2: + IC(1.229 ns) + CELL(0.228 ns) = 2.276 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 21; COMB Node = 'control~1'
            Info: 3: + IC(0.597 ns) + CELL(0.053 ns) = 2.926 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'registers:inst2|inst9~0'
            Info: 4: + IC(1.860 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'registers:inst2|inst9~0clkctrl'
            Info: 5: + IC(0.875 ns) + CELL(0.053 ns) = 5.714 ns; Loc. = LCCOMB_X17_Y16_N4; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.153 ns ( 20.18 % )
            Info: Total interconnect delay = 4.561 ns ( 79.82 % )
        Info: - Longest clock path from clock "init_control[5]" to source register is 6.219 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 10; CLK Node = 'init_control[5]'
            Info: 2: + IC(1.229 ns) + CELL(0.228 ns) = 2.276 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 21; COMB Node = 'control~1'
            Info: 3: + IC(0.645 ns) + CELL(0.346 ns) = 3.267 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2|inst12~0'
            Info: 4: + IC(1.816 ns) + CELL(0.000 ns) = 5.083 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2|inst12~0clkctrl'
            Info: 5: + IC(0.908 ns) + CELL(0.228 ns) = 6.219 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.621 ns ( 26.07 % )
            Info: Total interconnect delay = 4.598 ns ( 73.93 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.614 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]" and destination pin or register "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]" for clock "clock" (Hold time is 3.953 ns)
    Info: + Largest clock skew is 6.194 ns
        Info: + Longest clock path from clock "clock" to destination register is 9.157 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.491 ns) + CELL(0.712 ns) = 3.057 ns; Loc. = LCFF_X18_Y17_N5; Fanout = 30; REG Node = 'control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]'
            Info: 3: + IC(0.300 ns) + CELL(0.346 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 3; COMB Node = 'control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0'
            Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 3.975 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 11; REG Node = 'control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]'
            Info: 5: + IC(0.631 ns) + CELL(0.378 ns) = 4.984 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 2; COMB Node = 'control:inst|inst41~0'
            Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.434 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'
            Info: 7: + IC(0.570 ns) + CELL(0.225 ns) = 6.229 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2|inst12~0'
            Info: 8: + IC(1.816 ns) + CELL(0.000 ns) = 8.045 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2|inst12~0clkctrl'
            Info: 9: + IC(0.887 ns) + CELL(0.225 ns) = 9.157 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]'
            Info: Total cell delay = 3.018 ns ( 32.96 % )
            Info: Total interconnect delay = 6.139 ns ( 67.04 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.963 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.491 ns) + CELL(0.618 ns) = 2.963 ns; Loc. = LCFF_X18_Y17_N7; Fanout = 29; REG Node = 'control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]'
            Info: Total cell delay = 1.472 ns ( 49.68 % )
            Info: Total interconnect delay = 1.491 ns ( 50.32 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.147 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N7; Fanout = 29; REG Node = 'control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]'
        Info: 2: + IC(0.350 ns) + CELL(0.053 ns) = 0.403 ns; Loc. = LCCOMB_X18_Y17_N18; Fanout = 4; COMB Node = 'control:inst|inst28'
        Info: 3: + IC(0.380 ns) + CELL(0.053 ns) = 0.836 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 21; COMB Node = 'registers:inst2|inst21[3]~0'
        Info: 4: + IC(0.657 ns) + CELL(0.366 ns) = 1.859 ns; Loc. = LCCOMB_X19_Y16_N30; Fanout = 4; COMB Node = 'registers:inst2|inst21[3]~31'
        Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 2.147 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 0.525 ns ( 24.45 % )
        Info: Total interconnect delay = 1.622 ns ( 75.55 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock "init" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]" and destination pin or register "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]" for clock "init" (Hold time is 101 ps)
    Info: + Largest clock skew is 0.953 ns
        Info: + Longest clock path from clock "init" to destination register is 6.135 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'
            Info: 2: + IC(1.275 ns) + CELL(0.053 ns) = 2.192 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 21; COMB Node = 'control~1'
            Info: 3: + IC(0.645 ns) + CELL(0.346 ns) = 3.183 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2|inst12~0'
            Info: 4: + IC(1.816 ns) + CELL(0.000 ns) = 4.999 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2|inst12~0clkctrl'
            Info: 5: + IC(0.908 ns) + CELL(0.228 ns) = 6.135 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.491 ns ( 24.30 % )
            Info: Total interconnect delay = 4.644 ns ( 75.70 % )
        Info: - Shortest clock path from clock "init" to source register is 5.182 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'
            Info: 2: + IC(1.241 ns) + CELL(0.228 ns) = 2.333 ns; Loc. = LCCOMB_X18_Y16_N12; Fanout = 1; COMB Node = 'registers:inst2|inst15~0'
            Info: 3: + IC(1.901 ns) + CELL(0.000 ns) = 4.234 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'registers:inst2|inst15~0clkctrl'
            Info: 4: + IC(0.895 ns) + CELL(0.053 ns) = 5.182 ns; Loc. = LCCOMB_X17_Y16_N14; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.145 ns ( 22.10 % )
            Info: Total interconnect delay = 4.037 ns ( 77.90 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y16_N14; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X17_Y16_N10; Fanout = 5; COMB Node = 'registers:inst2|inst21[0]~12'
        Info: 3: + IC(0.218 ns) + CELL(0.053 ns) = 0.554 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 4; COMB Node = 'registers:inst2|inst21[0]~34'
        Info: 4: + IC(0.245 ns) + CELL(0.053 ns) = 0.852 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 3; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 0.159 ns ( 18.66 % )
        Info: Total interconnect delay = 0.693 ns ( 81.34 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for memory "memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0" (data pin = "init_control[4]", clock pin = "clock") is 6.151 ns
    Info: + Longest pin to memory delay is 8.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 14; PIN Node = 'init_control[4]'
        Info: 2: + IC(4.589 ns) + CELL(0.228 ns) = 5.627 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 26; COMB Node = 'inst6[4]~0'
        Info: 3: + IC(0.977 ns) + CELL(0.366 ns) = 6.970 ns; Loc. = LCCOMB_X19_Y16_N10; Fanout = 6; COMB Node = 'registers:inst2|inst21[3]~3'
        Info: 4: + IC(0.262 ns) + CELL(0.272 ns) = 7.504 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 1; COMB Node = 'memory:inst1|inst12[3]~0'
        Info: 5: + IC(0.803 ns) + CELL(0.134 ns) = 8.441 ns; Loc. = M512_X24_Y18; Fanout = 1; MEM Node = 'memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0'
        Info: Total cell delay = 1.810 ns ( 21.44 % )
        Info: Total interconnect delay = 6.631 ns ( 78.56 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.312 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.459 ns) = 2.312 ns; Loc. = M512_X24_Y18; Fanout = 1; MEM Node = 'memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3~porta_datain_reg0'
        Info: Total cell delay = 1.313 ns ( 56.79 % )
        Info: Total interconnect delay = 0.999 ns ( 43.21 % )
Info: tco from clock "clock" to destination pin "data[3]" through register "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]" is 14.292 ns
    Info: + Longest clock path from clock "clock" to source register is 9.157 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.491 ns) + CELL(0.712 ns) = 3.057 ns; Loc. = LCFF_X18_Y17_N5; Fanout = 30; REG Node = 'control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]'
        Info: 3: + IC(0.300 ns) + CELL(0.346 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 3; COMB Node = 'control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0'
        Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 3.975 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 11; REG Node = 'control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]'
        Info: 5: + IC(0.631 ns) + CELL(0.378 ns) = 4.984 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 2; COMB Node = 'control:inst|inst41~0'
        Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.434 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'
        Info: 7: + IC(0.570 ns) + CELL(0.225 ns) = 6.229 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2|inst12~0'
        Info: 8: + IC(1.816 ns) + CELL(0.000 ns) = 8.045 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2|inst12~0clkctrl'
        Info: 9: + IC(0.887 ns) + CELL(0.225 ns) = 9.157 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 3.018 ns ( 32.96 % )
        Info: Total interconnect delay = 6.139 ns ( 67.04 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]'
        Info: 2: + IC(0.237 ns) + CELL(0.053 ns) = 0.290 ns; Loc. = LCCOMB_X19_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2|inst21[3]~2'
        Info: 3: + IC(0.638 ns) + CELL(0.228 ns) = 1.156 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 1; COMB Node = 'registers:inst2|inst22[3]~11'
        Info: 4: + IC(1.825 ns) + CELL(2.154 ns) = 5.135 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'data[3]'
        Info: Total cell delay = 2.435 ns ( 47.42 % )
        Info: Total interconnect delay = 2.700 ns ( 52.58 % )
Info: Longest tpd from source pin "init_control[4]" to destination pin "data[3]" is 11.777 ns
    Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 14; PIN Node = 'init_control[4]'
    Info: 2: + IC(4.589 ns) + CELL(0.228 ns) = 5.627 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 26; COMB Node = 'inst6[4]~0'
    Info: 3: + IC(1.033 ns) + CELL(0.272 ns) = 6.932 ns; Loc. = LCCOMB_X19_Y16_N20; Fanout = 5; COMB Node = 'registers:inst2|inst21[3]~2'
    Info: 4: + IC(0.638 ns) + CELL(0.228 ns) = 7.798 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 1; COMB Node = 'registers:inst2|inst22[3]~11'
    Info: 5: + IC(1.825 ns) + CELL(2.154 ns) = 11.777 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'data[3]'
    Info: Total cell delay = 3.692 ns ( 31.35 % )
    Info: Total interconnect delay = 8.085 ns ( 68.65 % )
Info: th for register "registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]" (data pin = "init", clock pin = "clock") is 6.006 ns
    Info: + Longest clock path from clock "clock" to destination register is 9.157 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.491 ns) + CELL(0.712 ns) = 3.057 ns; Loc. = LCFF_X18_Y17_N5; Fanout = 30; REG Node = 'control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]'
        Info: 3: + IC(0.300 ns) + CELL(0.346 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 3; COMB Node = 'control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]~0'
        Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 3.975 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 11; REG Node = 'control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]'
        Info: 5: + IC(0.631 ns) + CELL(0.378 ns) = 4.984 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 2; COMB Node = 'control:inst|inst41~0'
        Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.434 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'
        Info: 7: + IC(0.570 ns) + CELL(0.225 ns) = 6.229 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registers:inst2|inst12~0'
        Info: 8: + IC(1.816 ns) + CELL(0.000 ns) = 8.045 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registers:inst2|inst12~0clkctrl'
        Info: 9: + IC(0.887 ns) + CELL(0.225 ns) = 9.157 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 3.018 ns ( 32.96 % )
        Info: Total interconnect delay = 6.139 ns ( 67.04 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.151 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 25; CLK Node = 'init'
        Info: 2: + IC(1.205 ns) + CELL(0.053 ns) = 2.122 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 13; COMB Node = 'control~0'
        Info: 3: + IC(0.236 ns) + CELL(0.225 ns) = 2.583 ns; Loc. = LCCOMB_X19_Y16_N10; Fanout = 6; COMB Node = 'registers:inst2|inst21[3]~3'
        Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 2.863 ns; Loc. = LCCOMB_X19_Y16_N30; Fanout = 4; COMB Node = 'registers:inst2|inst21[3]~31'
        Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 3.151 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 4; REG Node = 'registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 1.248 ns ( 39.61 % )
        Info: Total interconnect delay = 1.903 ns ( 60.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Fri Nov 10 01:09:22 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


