INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - HKUST Connect/ACCESS/Special_PU/Special_PU.srcs/sim_1/new/FeatureMap_Bank_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_0
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_1
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_2
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_3
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_4
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_5
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_6
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_7
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_8
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_9
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_10
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_11
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_12
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_13
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_14
INFO: [VRFC 10-311] analyzing module FeatureMap_Bank_15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - HKUST Connect/ACCESS/Special_PU/Special_PU.srcs/sim_1/new/FeatureMap_Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FeatureMap_Buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - HKUST Connect/ACCESS/Special_PU/Special_PU.srcs/sim_1/new/SPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPU_tb
INFO: [VRFC 10-2458] undeclared symbol spu_end, assumed default net type wire [D:/OneDrive - HKUST Connect/ACCESS/Special_PU/Special_PU.srcs/sim_1/new/SPU_tb.v:165]
WARNING: [VRFC 10-3380] identifier 'tb_rd_cnt' is used before its declaration [D:/OneDrive - HKUST Connect/ACCESS/Special_PU/Special_PU.srcs/sim_1/new/SPU_tb.v:141]
WARNING: [VRFC 10-3380] identifier 'tb_rd_en' is used before its declaration [D:/OneDrive - HKUST Connect/ACCESS/Special_PU/Special_PU.srcs/sim_1/new/SPU_tb.v:142]
