INFO-FLOW: Workspace /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose_prj/solution1 opened at Thu Mar 14 16:26:23 PDT 2019
Execute     set_part xc7vx690tffg1761-2 -tool vivado 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.2 sec.
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.34 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
Execute       get_default_platform 
Command     set_part done; 0.5 sec.
Execute     create_clock -period 3 -name default 
Execute       config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute     csim_design -compiler gcc 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; 6468.7 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6498.74 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose_prj/solution1 opened at Mon Mar 18 17:24:16 PDT 2019
Execute       config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute       source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7vx690tffg1761-2 
Execute         add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7vx690t 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.2 sec.
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.29 sec.
Execute         add_library xilinx/virtex7/virtex7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
Execute         get_default_platform 
Command       set_part done; 0.43 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_interface -m_axi_addr64=1 
Execute       config_interface -m_axi_offset=off 
Execute       config_interface -register_io=off 
Command     open_solution done; 0.85 sec.
Execute     set_part xc7vx690tffg1761-2 -tool vivado 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.21 sec.
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.41 sec.
Execute     create_clock -period 3 -name default 
Execute     config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute     csim_design -compiler gcc 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 22.46 sec.
Command   ap_source done; error code: 1; 23.94 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose_prj/solution1 opened at Mon Mar 18 17:24:48 PDT 2019
Execute       config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.19 sec.
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute       source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7vx690tffg1761-2 
Execute         add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7vx690t 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.17 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.24 sec.
Execute         add_library xilinx/virtex7/virtex7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
Execute         get_default_platform 
Command       set_part done; 0.37 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_interface -m_axi_addr64=1 
Execute       config_interface -m_axi_offset=off 
Execute       config_interface -register_io=off 
Command     open_solution done; 0.72 sec.
Execute     set_part xc7vx690tffg1761-2 -tool vivado 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.2 sec.
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.4 sec.
Execute     create_clock -period 3 -name default 
Execute     config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute     csim_design -compiler gcc 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 28.82 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 40.61 sec.
Command   ap_source done; error code: 1; 41.93 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose_prj/solution1 opened at Mon Mar 18 17:25:41 PDT 2019
Execute       config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute       source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7vx690tffg1761-2 
Execute         add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7vx690t 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.2 sec.
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.28 sec.
Execute         add_library xilinx/virtex7/virtex7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
Execute         get_default_platform 
Command       set_part done; 0.41 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_interface -m_axi_addr64=1 
Execute       config_interface -m_axi_offset=off 
Execute       config_interface -register_io=off 
Command     open_solution done; 0.75 sec.
Execute     set_part xc7vx690tffg1761-2 -tool vivado 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.23 sec.
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.29 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.42 sec.
Execute     create_clock -period 3 -name default 
Execute     config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute     csim_design -compiler gcc 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 7012.42 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 7014.03 sec.
Command   ap_source done; error code: 1; 7015.39 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose_prj/solution1 opened at Fri Apr 05 11:16:07 PDT 2019
Execute       config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.23 sec.
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute       source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7vx690tffg1761-2 
Execute         add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7vx690t 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.2 sec.
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.3 sec.
Execute         add_library xilinx/virtex7/virtex7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
Execute         get_default_platform 
Command       set_part done; 0.42 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_interface -m_axi_addr64=1 
Execute       config_interface -m_axi_offset=off 
Execute       config_interface -register_io=off 
Command     open_solution done; 0.91 sec.
Execute     set_part xc7vx690tffg1761-2 -tool vivado 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.27 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/tools/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.4 sec.
Execute     create_clock -period 3 -name default 
Execute     config_interface -m_axi_addr64 -m_axi_offset off -register_io off 
Execute     csim_design -compiler gcc 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/tb_pose.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DPE_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeedCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataCollect_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/2DDataFeed_U1.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/common_header_U1.h 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/cnn_sw.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       is_xip /curr/jaywang/research/ndn/github/openposeFPGA_mobilenet/HLS_project/pose.h 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; 6526.33 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6560.42 sec.
Execute     cleanup_all 
