	component soc_system is
		port (
			clk_clk           : in  std_logic := 'X'; -- clk
			hdmi_clk          : out std_logic;        -- clk
			reset_reset_n     : in  std_logic := 'X'; -- reset_n
			pll_locked_export : out std_logic         -- export
		);
	end component soc_system;

