GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
2d21e28d3d4c4758c16b2fef5c9e0a4f  /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx128-dimy128/transpose
Extracting PTX file and ptxas options    1: transpose.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx128-dimy128/transpose
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx128-dimy128/transpose
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx128-dimy128/transpose
Running md5sum using "md5sum /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx128-dimy128/transpose "
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat1-dimx128-dimy128/transpose
Extracting specific PTX file named transpose.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z22transposeCoarseGrainedPfS_ii : hostFun 0x0x5610a90038b2, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing transpose.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z4copyPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13copySharedMemPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13copySharedMemPfS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14transposeNaivePfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18transposeCoalescedPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18transposeCoalescedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24transposeNoBankConflictsPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24transposeNoBankConflictsPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17transposeDiagonalPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17transposeDiagonalPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20transposeFineGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20transposeFineGrainedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22transposeCoarseGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22transposeCoarseGrainedPfS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file transpose.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from transpose.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z22transposeCoarseGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z20transposeFineGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z17transposeDiagonalPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z24transposeNoBankConflictsPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z18transposeCoalescedPfS_ii' : regs=10, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z14transposeNaivePfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z13copySharedMemPfS_ii' : regs=9, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z4copyPfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: __cudaRegisterFunction _Z20transposeFineGrainedPfS_ii : hostFun 0x0x5610a9003718, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17transposeDiagonalPfS_ii : hostFun 0x0x5610a900357e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24transposeNoBankConflictsPfS_ii : hostFun 0x0x5610a90033e4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18transposeCoalescedPfS_ii : hostFun 0x0x5610a900324a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14transposeNaivePfS_ii : hostFun 0x0x5610a90030b0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13copySharedMemPfS_ii : hostFun 0x0x5610a9002f16, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4copyPfS_ii : hostFun 0x0x5610a9002d7c, fat_cubin_handle = 1
Transpose Starting...

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
GPU Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 " with compute capability 7.0

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 "
> SM Capability 7.0 detected:
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> [GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 ] has 20 MP(s) x 192 (Cores/MP) = 3840 (Cores)
> Compute performance scaling factor = 1.00
> MatrixSize X = 128
> MatrixSize Y = 128

Matrix size: 128x128 (8x8 tiles), tile size: 16x16, block size: 16x16

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a9002d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4copyPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4copyPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4copyPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4copyPfS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2454
gpu_sim_insn = 327680
gpu_ipc =     133.5289
gpu_tot_sim_cycle = 2454
gpu_tot_sim_insn = 327680
gpu_tot_ipc =     133.5289
gpu_tot_issued_cta = 64
gpu_occupancy = 34.2377% 
gpu_tot_occupancy = 34.2377% 
max_total_param_size = 0
gpu_stall_dramfull = 3542
gpu_stall_icnt2sh    = 4682
partiton_level_parallism =       0.8590
partiton_level_parallism_total  =       0.8590
partiton_level_parallism_util =       4.8571
partiton_level_parallism_util_total  =       4.8571
L2_BW  =      44.1735 GB/Sec
L2_BW_total  =      44.1735 GB/Sec
gpu_total_sim_rate=163840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5120
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.8333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 984
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5120

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 327680
gpgpu_n_tot_w_icount = 10240
gpgpu_n_stall_shd_mem = 12538
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5582	W0_Idle:57114	W0_Scoreboard:21000	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
single_issue_nums: WS0:3584	WS1:3584	
dual_issue_nums: WS0:768	WS1:768	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73728 {72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 958 
max_icnt2mem_latency = 398 
maxmrqlatency = 602 
max_icnt2sh_latency = 104 
averagemflatency = 344 
avg_icnt2mem_latency = 75 
avg_mrq_latency = 189 
avg_icnt2sh_latency = 27 
mrq_lat_table:80 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	368 	1112 	588 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	184 	584 	1019 	101 	155 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1055 	411 	582 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1532/35 = 43.771427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2060
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       1681      1971    none      none         165       137       126       135    none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         165       140       132       115    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         174       170       121       156    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         142       131       122       117    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         119       182       136       126    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         121       123       139       138    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         119       128       136       119    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         134       140       143       142    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       341       411       421       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        386       386       429       419       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       451       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        332       354       364       380       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        287       331       384       452       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        313       319       399       393       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        260       274       364       362       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        346       328       423       414       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3285 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2746
n_activity=1570 dram_eff=0.6675
bk0: 8a 3769i bk1: 4a 3799i bk2: 0a 3819i bk3: 0a 3820i bk4: 64a 2594i bk5: 64a 2576i bk6: 64a 2646i bk7: 64a 2616i bk8: 0a 3813i bk9: 0a 3816i bk10: 0a 3816i bk11: 0a 3816i bk12: 0a 3817i bk13: 0a 3817i bk14: 0a 3817i bk15: 0a 3817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.274561 
total_CMD = 3817 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 2325 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 3817 
n_nop = 3285 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.137281 
Either_Row_CoL_Bus_Util = 0.139376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 15.159025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3301 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2683
n_activity=1446 dram_eff=0.7082
bk0: 0a 3818i bk1: 0a 3819i bk2: 0a 3819i bk3: 0a 3820i bk4: 64a 2622i bk5: 64a 2603i bk6: 64a 2662i bk7: 64a 2634i bk8: 0a 3814i bk9: 0a 3814i bk10: 0a 3814i bk11: 0a 3815i bk12: 0a 3816i bk13: 0a 3817i bk14: 0a 3817i bk15: 0a 3817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.497875
Bank_Level_Parallism_Col = 3.500000
Bank_Level_Parallism_Ready = 2.296875
write_to_read_ratio_blp_rw_average = 0.503073
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.268274 
total_CMD = 3817 
util_bw = 1024 
Wasted_Col = 391 
Wasted_Row = 0 
Idle = 2402 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 3817 
n_nop = 3301 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.001048 
CoL_Bus_Util = 0.134137 
Either_Row_CoL_Bus_Util = 0.135185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 14.952843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3301 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2683
n_activity=1448 dram_eff=0.7072
bk0: 0a 3818i bk1: 0a 3819i bk2: 0a 3819i bk3: 0a 3820i bk4: 64a 2645i bk5: 64a 2633i bk6: 64a 2735i bk7: 64a 2635i bk8: 0a 3813i bk9: 0a 3814i bk10: 0a 3816i bk11: 0a 3816i bk12: 0a 3816i bk13: 0a 3817i bk14: 0a 3817i bk15: 0a 3817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376140
Bank_Level_Parallism_Col = 3.378074
Bank_Level_Parallism_Ready = 2.248047
write_to_read_ratio_blp_rw_average = 0.520145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.268274 
total_CMD = 3817 
util_bw = 1024 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 2390 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 3817 
n_nop = 3301 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.001048 
CoL_Bus_Util = 0.134137 
Either_Row_CoL_Bus_Util = 0.135185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.599686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5997
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3301 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2683
n_activity=1455 dram_eff=0.7038
bk0: 0a 3818i bk1: 0a 3819i bk2: 0a 3819i bk3: 0a 3819i bk4: 64a 2649i bk5: 64a 2640i bk6: 64a 2643i bk7: 64a 2622i bk8: 0a 3814i bk9: 0a 3814i bk10: 0a 3814i bk11: 0a 3814i bk12: 0a 3816i bk13: 0a 3817i bk14: 0a 3818i bk15: 0a 3818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.442807
Bank_Level_Parallism_Col = 3.442416
Bank_Level_Parallism_Ready = 2.320312
write_to_read_ratio_blp_rw_average = 0.522530
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.268274 
total_CMD = 3817 
util_bw = 1024 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 2389 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 3817 
n_nop = 3301 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.001048 
CoL_Bus_Util = 0.134137 
Either_Row_CoL_Bus_Util = 0.135185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.243123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2431
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3301 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2683
n_activity=1556 dram_eff=0.6581
bk0: 0a 3818i bk1: 0a 3819i bk2: 0a 3820i bk3: 0a 3820i bk4: 64a 2969i bk5: 64a 2713i bk6: 64a 2696i bk7: 64a 2706i bk8: 0a 3813i bk9: 0a 3814i bk10: 0a 3815i bk11: 0a 3815i bk12: 0a 3815i bk13: 0a 3815i bk14: 0a 3818i bk15: 0a 3818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.866885
Bank_Level_Parallism_Col = 2.866710
Bank_Level_Parallism_Ready = 2.136719
write_to_read_ratio_blp_rw_average = 0.535511
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.268274 
total_CMD = 3817 
util_bw = 1024 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 2289 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 3817 
n_nop = 3301 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.001048 
CoL_Bus_Util = 0.134137 
Either_Row_CoL_Bus_Util = 0.135185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 15.898350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8983
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3301 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2683
n_activity=1525 dram_eff=0.6715
bk0: 0a 3817i bk1: 0a 3818i bk2: 0a 3818i bk3: 0a 3818i bk4: 64a 2805i bk5: 64a 2768i bk6: 64a 2734i bk7: 64a 2729i bk8: 0a 3815i bk9: 0a 3816i bk10: 0a 3816i bk11: 0a 3817i bk12: 0a 3817i bk13: 0a 3817i bk14: 0a 3817i bk15: 0a 3817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.268274 
total_CMD = 3817 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 2319 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 3817 
n_nop = 3301 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.001048 
CoL_Bus_Util = 0.134137 
Either_Row_CoL_Bus_Util = 0.135185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 14.157716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1577
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3313 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.262
n_activity=1516 dram_eff=0.6596
bk0: 0a 3819i bk1: 0a 3820i bk2: 0a 3820i bk3: 0a 3821i bk4: 64a 2902i bk5: 64a 2834i bk6: 64a 2774i bk7: 64a 2761i bk8: 0a 3813i bk9: 0a 3814i bk10: 0a 3814i bk11: 0a 3814i bk12: 0a 3814i bk13: 0a 3815i bk14: 0a 3818i bk15: 0a 3818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.261986 
total_CMD = 3817 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 2310 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 3817 
n_nop = 3313 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.001048 
CoL_Bus_Util = 0.130993 
Either_Row_CoL_Bus_Util = 0.132041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0003
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3303 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.2672
n_activity=1492 dram_eff=0.6836
bk0: 0a 3817i bk1: 0a 3819i bk2: 0a 3821i bk3: 0a 3821i bk4: 64a 2798i bk5: 64a 2756i bk6: 64a 2687i bk7: 64a 2694i bk8: 0a 3814i bk9: 0a 3814i bk10: 0a 3814i bk11: 0a 3815i bk12: 0a 3815i bk13: 0a 3816i bk14: 0a 3817i bk15: 0a 3817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.267226 
total_CMD = 3817 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 2360 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 3817 
n_nop = 3303 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.001048 
CoL_Bus_Util = 0.133613 
Either_Row_CoL_Bus_Util = 0.134661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 15.170553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1706

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 34, Miss_rate = 0.202, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 148, Miss = 33, Miss_rate = 0.223, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[3]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[5]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[6]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 2108
L2_total_cache_misses = 515
L2_total_cache_miss_rate = 0.2443
L2_total_cache_pending_hits = 562
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=4356
icnt_total_pkts_simt_to_mem=4156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.1779
	minimum = 6
	maximum = 341
Network latency average = 21.1006
	minimum = 6
	maximum = 326
Slowest packet = 1407
Flit latency average = 21.2224
	minimum = 6
	maximum = 322
Slowest flit = 2135
Fragmentation average = 0.239564
	minimum = 0
	maximum = 305
Injected packet rate average = 0.0343602
	minimum = 0 (at node 36)
	maximum = 0.0684597 (at node 20)
Accepted packet rate average = 0.0343602
	minimum = 0 (at node 36)
	maximum = 0.0684597 (at node 20)
Injected flit rate average = 0.0693725
	minimum = 0 (at node 36)
	maximum = 0.169519 (at node 20)
Accepted flit rate average= 0.0693725
	minimum = 0 (at node 36)
	maximum = 0.120619 (at node 20)
Injected packet length average = 2.01898
Accepted packet length average = 2.01898
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1779 (1 samples)
	minimum = 6 (1 samples)
	maximum = 341 (1 samples)
Network latency average = 21.1006 (1 samples)
	minimum = 6 (1 samples)
	maximum = 326 (1 samples)
Flit latency average = 21.2224 (1 samples)
	minimum = 6 (1 samples)
	maximum = 322 (1 samples)
Fragmentation average = 0.239564 (1 samples)
	minimum = 0 (1 samples)
	maximum = 305 (1 samples)
Injected packet rate average = 0.0343602 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0684597 (1 samples)
Accepted packet rate average = 0.0343602 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0684597 (1 samples)
Injected flit rate average = 0.0693725 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.169519 (1 samples)
Accepted flit rate average = 0.0693725 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.120619 (1 samples)
Injected packet size average = 2.01898 (1 samples)
Accepted packet size average = 2.01898 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 163840 (inst/sec)
gpgpu_simulation_rate = 1227 (cycle/sec)
gpgpu_silicon_slowdown = 1309698x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a9002d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 1009
gpu_sim_insn = 327680
gpu_ipc =     324.7572
gpu_tot_sim_cycle = 3463
gpu_tot_sim_insn = 655360
gpu_tot_ipc =     189.2463
gpu_tot_issued_cta = 128
gpu_occupancy = 34.1224% 
gpu_tot_occupancy = 34.2054% 
max_total_param_size = 0
gpu_stall_dramfull = 6340
gpu_stall_icnt2sh    = 8136
partiton_level_parallism =       2.0297
partiton_level_parallism_total  =       1.2001
partiton_level_parallism_util =       6.6710
partiton_level_parallism_util_total  =       5.6086
L2_BW  =     104.3770 GB/Sec
L2_BW_total  =      61.7147 GB/Sec
gpu_total_sim_rate=327680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10240
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.1000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.4167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9216
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 984
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 655360
gpgpu_n_tot_w_icount = 20480
gpgpu_n_stall_shd_mem = 19838
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8589	W0_Idle:69015	W0_Scoreboard:33340	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20480
single_issue_nums: WS0:7168	WS1:7168	
dual_issue_nums: WS0:1536	WS1:1536	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 147456 {72:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 958 
max_icnt2mem_latency = 398 
maxmrqlatency = 602 
max_icnt2sh_latency = 104 
averagemflatency = 319 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 189 
avg_icnt2sh_latency = 21 
mrq_lat_table:80 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1822 	1706 	588 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	587 	1375 	1625 	117 	387 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1780 	1244 	1072 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1532/35 = 43.771427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2060
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       2526      3693    none      none         234       206       169       179    none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         221       193       175       157    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         237       231       165       200    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         195       185       163       160    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         188       242       181       174    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         182       181       181       180    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         187       190       181       167    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         191       197       185       184    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       341       411       421       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        386       386       429       419       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       451       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        332       354       364       380       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        287       331       387       452       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        313       319       399       393       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        263       277       368       373       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        346       328       423       414       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5386 n_nop=4854 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1946
n_activity=1570 dram_eff=0.6675
bk0: 8a 5338i bk1: 4a 5368i bk2: 0a 5388i bk3: 0a 5389i bk4: 64a 4163i bk5: 64a 4145i bk6: 64a 4215i bk7: 64a 4185i bk8: 0a 5382i bk9: 0a 5385i bk10: 0a 5385i bk11: 0a 5385i bk12: 0a 5386i bk13: 0a 5386i bk14: 0a 5386i bk15: 0a 5386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.194579 
total_CMD = 5386 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 3894 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 5386 
n_nop = 4854 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.001485 
CoL_Bus_Util = 0.097289 
Either_Row_CoL_Bus_Util = 0.098775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 10.743037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.743
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5386 n_nop=4870 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1901
n_activity=1446 dram_eff=0.7082
bk0: 0a 5387i bk1: 0a 5388i bk2: 0a 5388i bk3: 0a 5389i bk4: 64a 4191i bk5: 64a 4172i bk6: 64a 4231i bk7: 64a 4203i bk8: 0a 5383i bk9: 0a 5383i bk10: 0a 5383i bk11: 0a 5384i bk12: 0a 5385i bk13: 0a 5386i bk14: 0a 5386i bk15: 0a 5386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.497875
Bank_Level_Parallism_Col = 3.500000
Bank_Level_Parallism_Ready = 2.296875
write_to_read_ratio_blp_rw_average = 0.503073
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.190123 
total_CMD = 5386 
util_bw = 1024 
Wasted_Col = 391 
Wasted_Row = 0 
Idle = 3971 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 5386 
n_nop = 4870 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.095061 
Either_Row_CoL_Bus_Util = 0.095804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 10.596918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5969
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5386 n_nop=4870 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1901
n_activity=1448 dram_eff=0.7072
bk0: 0a 5387i bk1: 0a 5388i bk2: 0a 5388i bk3: 0a 5389i bk4: 64a 4214i bk5: 64a 4202i bk6: 64a 4304i bk7: 64a 4204i bk8: 0a 5382i bk9: 0a 5383i bk10: 0a 5385i bk11: 0a 5385i bk12: 0a 5385i bk13: 0a 5386i bk14: 0a 5386i bk15: 0a 5386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376140
Bank_Level_Parallism_Col = 3.378074
Bank_Level_Parallism_Ready = 2.248047
write_to_read_ratio_blp_rw_average = 0.520145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.190123 
total_CMD = 5386 
util_bw = 1024 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 3959 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 5386 
n_nop = 4870 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.095061 
Either_Row_CoL_Bus_Util = 0.095804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.764018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.764
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5386 n_nop=4870 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1901
n_activity=1455 dram_eff=0.7038
bk0: 0a 5387i bk1: 0a 5388i bk2: 0a 5388i bk3: 0a 5388i bk4: 64a 4218i bk5: 64a 4209i bk6: 64a 4212i bk7: 64a 4191i bk8: 0a 5383i bk9: 0a 5383i bk10: 0a 5383i bk11: 0a 5383i bk12: 0a 5385i bk13: 0a 5386i bk14: 0a 5387i bk15: 0a 5387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.442807
Bank_Level_Parallism_Col = 3.442416
Bank_Level_Parallism_Ready = 2.320312
write_to_read_ratio_blp_rw_average = 0.522530
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.190123 
total_CMD = 5386 
util_bw = 1024 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 3958 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 5386 
n_nop = 4870 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.095061 
Either_Row_CoL_Bus_Util = 0.095804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.385258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.38526
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5386 n_nop=4870 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1901
n_activity=1556 dram_eff=0.6581
bk0: 0a 5387i bk1: 0a 5388i bk2: 0a 5389i bk3: 0a 5389i bk4: 64a 4538i bk5: 64a 4282i bk6: 64a 4265i bk7: 64a 4275i bk8: 0a 5382i bk9: 0a 5383i bk10: 0a 5384i bk11: 0a 5384i bk12: 0a 5384i bk13: 0a 5384i bk14: 0a 5387i bk15: 0a 5387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.866885
Bank_Level_Parallism_Col = 2.866710
Bank_Level_Parallism_Ready = 2.136719
write_to_read_ratio_blp_rw_average = 0.535511
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.190123 
total_CMD = 5386 
util_bw = 1024 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 3858 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 5386 
n_nop = 4870 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.095061 
Either_Row_CoL_Bus_Util = 0.095804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.266989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.267
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5386 n_nop=4870 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1901
n_activity=1525 dram_eff=0.6715
bk0: 0a 5386i bk1: 0a 5387i bk2: 0a 5387i bk3: 0a 5387i bk4: 64a 4374i bk5: 64a 4337i bk6: 64a 4303i bk7: 64a 4298i bk8: 0a 5384i bk9: 0a 5385i bk10: 0a 5385i bk11: 0a 5386i bk12: 0a 5386i bk13: 0a 5386i bk14: 0a 5386i bk15: 0a 5386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.190123 
total_CMD = 5386 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 3888 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 5386 
n_nop = 4870 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.095061 
Either_Row_CoL_Bus_Util = 0.095804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 10.033420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0334
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5386 n_nop=4882 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.1857
n_activity=1516 dram_eff=0.6596
bk0: 0a 5388i bk1: 0a 5389i bk2: 0a 5389i bk3: 0a 5390i bk4: 64a 4471i bk5: 64a 4403i bk6: 64a 4343i bk7: 64a 4330i bk8: 0a 5382i bk9: 0a 5383i bk10: 0a 5383i bk11: 0a 5383i bk12: 0a 5383i bk13: 0a 5384i bk14: 0a 5387i bk15: 0a 5387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.185667 
total_CMD = 5386 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 3879 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 5386 
n_nop = 4882 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.092833 
Either_Row_CoL_Bus_Util = 0.093576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.213145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.21315
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5386 n_nop=4872 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1894
n_activity=1492 dram_eff=0.6836
bk0: 0a 5386i bk1: 0a 5388i bk2: 0a 5390i bk3: 0a 5390i bk4: 64a 4367i bk5: 64a 4325i bk6: 64a 4256i bk7: 64a 4263i bk8: 0a 5383i bk9: 0a 5383i bk10: 0a 5383i bk11: 0a 5384i bk12: 0a 5384i bk13: 0a 5385i bk14: 0a 5386i bk15: 0a 5386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.189380 
total_CMD = 5386 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 3929 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 5386 
n_nop = 4872 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.094690 
Either_Row_CoL_Bus_Util = 0.095433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 10.751206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7512

========= L2 cache stats =========
L2_cache_bank[0]: Access = 296, Miss = 34, Miss_rate = 0.115, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 276, Miss = 33, Miss_rate = 0.120, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[3]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[5]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[6]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[7]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[9]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[10]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 4156
L2_total_cache_misses = 515
L2_total_cache_miss_rate = 0.1239
L2_total_cache_pending_hits = 562
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=8452
icnt_total_pkts_simt_to_mem=8252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.0718
	minimum = 6
	maximum = 234
Network latency average = 19.7815
	minimum = 6
	maximum = 229
Slowest packet = 5445
Flit latency average = 18.998
	minimum = 6
	maximum = 229
Slowest flit = 10293
Fragmentation average = 0.188232
	minimum = 0
	maximum = 174
Injected packet rate average = 0.0811893
	minimum = 0 (at node 36)
	maximum = 0.126858 (at node 4)
Accepted packet rate average = 0.0811893
	minimum = 0 (at node 36)
	maximum = 0.126858 (at node 4)
Injected flit rate average = 0.162379
	minimum = 0 (at node 36)
	maximum = 0.253717 (at node 4)
Accepted flit rate average= 0.162379
	minimum = 0 (at node 36)
	maximum = 0.253717 (at node 4)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.1248 (2 samples)
	minimum = 6 (2 samples)
	maximum = 287.5 (2 samples)
Network latency average = 20.441 (2 samples)
	minimum = 6 (2 samples)
	maximum = 277.5 (2 samples)
Flit latency average = 20.1102 (2 samples)
	minimum = 6 (2 samples)
	maximum = 275.5 (2 samples)
Fragmentation average = 0.213898 (2 samples)
	minimum = 0 (2 samples)
	maximum = 239.5 (2 samples)
Injected packet rate average = 0.0577748 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.097659 (2 samples)
Accepted packet rate average = 0.0577748 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.097659 (2 samples)
Injected flit rate average = 0.115876 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.211618 (2 samples)
Accepted flit rate average = 0.115876 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.187168 (2 samples)
Injected packet size average = 2.00564 (2 samples)
Accepted packet size average = 2.00564 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 327680 (inst/sec)
gpgpu_simulation_rate = 1731 (cycle/sec)
gpgpu_silicon_slowdown = 928365x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose simple copy       , Throughput = inf GB/s, Time = 0.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a9002f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13copySharedMemPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (transpose.1.sm_30.ptx:94) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (transpose.1.sm_30.ptx:100) cvta.to.global.u64 %rd2, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a8 (transpose.1.sm_30.ptx:106) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (transpose.1.sm_30.ptx:112) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13copySharedMemPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13copySharedMemPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1825
gpu_sim_insn = 573440
gpu_ipc =     314.2137
gpu_tot_sim_cycle = 5288
gpu_tot_sim_insn = 1228800
gpu_tot_ipc =     232.3752
gpu_tot_issued_cta = 192
gpu_occupancy = 37.0305% 
gpu_tot_occupancy = 35.1720% 
max_total_param_size = 0
gpu_stall_dramfull = 9574
gpu_stall_icnt2sh    = 13688
partiton_level_parallism =       1.1441
partiton_level_parallism_total  =       1.1808
partiton_level_parallism_util =       3.9620
partiton_level_parallism_util_total  =       4.9243
L2_BW  =      58.8347 GB/Sec
L2_BW_total  =      60.7208 GB/Sec
gpu_total_sim_rate=307200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19968
	L1I_total_cache_misses = 2048
	L1I_total_cache_miss_rate = 0.1026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5120
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1968
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19968

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
85, 85, 85, 85, 85, 85, 85, 85, 85, 84, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1261568
gpgpu_n_tot_w_icount = 39424
gpgpu_n_stall_shd_mem = 24812
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 163840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12920	W0_Idle:96484	W0_Scoreboard:50323	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39424
single_issue_nums: WS0:15662	WS1:15668	
dual_issue_nums: WS0:2025	WS1:2022	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 221184 {72:3072,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221184 {72:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 958 
max_icnt2mem_latency = 398 
maxmrqlatency = 602 
max_icnt2sh_latency = 107 
averagemflatency = 301 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 189 
avg_icnt2sh_latency = 25 
mrq_lat_table:82 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3225 	2351 	588 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	782 	2414 	2358 	125 	500 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2819 	1535 	1649 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1534/37 = 41.459461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2068
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       3464      5885    none      none         274       246       209       220    none      none      none      none      none      none      none      none  
dram[1]:       5893      6279    none      none         260       232       215       197    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         276       271       206       241    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         234       225       203       200    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         229       281       222       214    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         221       221       220       219    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         230       231       222       209    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         231       237       225       224    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       412       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        386       460       429       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       451       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       354       416       417       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        389       407       448       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       442       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        398       357       458       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        378       465       436       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8224 n_nop=7692 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1274
n_activity=1570 dram_eff=0.6675
bk0: 8a 8176i bk1: 4a 8206i bk2: 0a 8226i bk3: 0a 8227i bk4: 64a 7001i bk5: 64a 6983i bk6: 64a 7053i bk7: 64a 7023i bk8: 0a 8220i bk9: 0a 8223i bk10: 0a 8223i bk11: 0a 8223i bk12: 0a 8224i bk13: 0a 8224i bk14: 0a 8224i bk15: 0a 8224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.127432 
total_CMD = 8224 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 6732 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 8224 
n_nop = 7692 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.000973 
CoL_Bus_Util = 0.063716 
Either_Row_CoL_Bus_Util = 0.064689 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.035749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.03575
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8224 n_nop=7698 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1265
n_activity=1526 dram_eff=0.6815
bk0: 4a 8207i bk1: 4a 8207i bk2: 0a 8225i bk3: 0a 8226i bk4: 64a 7028i bk5: 64a 7009i bk6: 64a 7068i bk7: 64a 7040i bk8: 0a 8221i bk9: 0a 8221i bk10: 0a 8222i bk11: 0a 8223i bk12: 0a 8224i bk13: 0a 8225i bk14: 0a 8225i bk15: 0a 8225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.126459 
total_CMD = 8224 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 6769 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 8224 
n_nop = 7698 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000730 
CoL_Bus_Util = 0.063230 
Either_Row_CoL_Bus_Util = 0.063959 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.940053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.94005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8224 n_nop=7708 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1245
n_activity=1448 dram_eff=0.7072
bk0: 0a 8225i bk1: 0a 8226i bk2: 0a 8226i bk3: 0a 8227i bk4: 64a 7052i bk5: 64a 7040i bk6: 64a 7142i bk7: 64a 7042i bk8: 0a 8220i bk9: 0a 8221i bk10: 0a 8223i bk11: 0a 8223i bk12: 0a 8223i bk13: 0a 8224i bk14: 0a 8224i bk15: 0a 8224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376140
Bank_Level_Parallism_Col = 3.378074
Bank_Level_Parallism_Ready = 2.248047
write_to_read_ratio_blp_rw_average = 0.520145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.124514 
total_CMD = 8224 
util_bw = 1024 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 6797 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 8224 
n_nop = 7708 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.062257 
Either_Row_CoL_Bus_Util = 0.062743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.704402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.7044
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8224 n_nop=7708 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1245
n_activity=1455 dram_eff=0.7038
bk0: 0a 8225i bk1: 0a 8226i bk2: 0a 8226i bk3: 0a 8226i bk4: 64a 7056i bk5: 64a 7047i bk6: 64a 7050i bk7: 64a 7029i bk8: 0a 8221i bk9: 0a 8221i bk10: 0a 8221i bk11: 0a 8221i bk12: 0a 8223i bk13: 0a 8224i bk14: 0a 8225i bk15: 0a 8225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.442807
Bank_Level_Parallism_Col = 3.442416
Bank_Level_Parallism_Ready = 2.320312
write_to_read_ratio_blp_rw_average = 0.522530
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.124514 
total_CMD = 8224 
util_bw = 1024 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 6796 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 8224 
n_nop = 7708 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.062257 
Either_Row_CoL_Bus_Util = 0.062743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.146523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.14652
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8224 n_nop=7708 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1245
n_activity=1556 dram_eff=0.6581
bk0: 0a 8225i bk1: 0a 8226i bk2: 0a 8227i bk3: 0a 8227i bk4: 64a 7376i bk5: 64a 7120i bk6: 64a 7103i bk7: 64a 7113i bk8: 0a 8220i bk9: 0a 8221i bk10: 0a 8222i bk11: 0a 8222i bk12: 0a 8222i bk13: 0a 8222i bk14: 0a 8225i bk15: 0a 8225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.866885
Bank_Level_Parallism_Col = 2.866710
Bank_Level_Parallism_Ready = 2.136719
write_to_read_ratio_blp_rw_average = 0.535511
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.124514 
total_CMD = 8224 
util_bw = 1024 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 6696 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 8224 
n_nop = 7708 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.062257 
Either_Row_CoL_Bus_Util = 0.062743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.378891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.37889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8224 n_nop=7708 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1245
n_activity=1525 dram_eff=0.6715
bk0: 0a 8224i bk1: 0a 8225i bk2: 0a 8225i bk3: 0a 8225i bk4: 64a 7212i bk5: 64a 7175i bk6: 64a 7141i bk7: 64a 7136i bk8: 0a 8222i bk9: 0a 8223i bk10: 0a 8223i bk11: 0a 8224i bk12: 0a 8224i bk13: 0a 8224i bk14: 0a 8224i bk15: 0a 8224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.124514 
total_CMD = 8224 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 6726 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 8224 
n_nop = 7708 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.062257 
Either_Row_CoL_Bus_Util = 0.062743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.571012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.57101
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8224 n_nop=7720 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.1216
n_activity=1516 dram_eff=0.6596
bk0: 0a 8226i bk1: 0a 8227i bk2: 0a 8227i bk3: 0a 8228i bk4: 64a 7309i bk5: 64a 7241i bk6: 64a 7181i bk7: 64a 7168i bk8: 0a 8220i bk9: 0a 8221i bk10: 0a 8221i bk11: 0a 8221i bk12: 0a 8221i bk13: 0a 8222i bk14: 0a 8225i bk15: 0a 8225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.121595 
total_CMD = 8224 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 6717 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 8224 
n_nop = 7720 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.060798 
Either_Row_CoL_Bus_Util = 0.061284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.033803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.0338
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8224 n_nop=7710 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.124
n_activity=1492 dram_eff=0.6836
bk0: 0a 8224i bk1: 0a 8226i bk2: 0a 8228i bk3: 0a 8228i bk4: 64a 7205i bk5: 64a 7163i bk6: 64a 7094i bk7: 64a 7101i bk8: 0a 8221i bk9: 0a 8221i bk10: 0a 8221i bk11: 0a 8222i bk12: 0a 8222i bk13: 0a 8223i bk14: 0a 8224i bk15: 0a 8224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.124027 
total_CMD = 8224 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 6767 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 8224 
n_nop = 7710 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.062014 
Either_Row_CoL_Bus_Util = 0.062500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.041099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.0411

========= L2 cache stats =========
L2_cache_bank[0]: Access = 424, Miss = 34, Miss_rate = 0.080, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 404, Miss = 33, Miss_rate = 0.082, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 404, Miss = 33, Miss_rate = 0.082, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 404, Miss = 33, Miss_rate = 0.082, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[5]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[6]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[7]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[9]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[10]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 6244
L2_total_cache_misses = 517
L2_total_cache_miss_rate = 0.0828
L2_total_cache_pending_hits = 588
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2055
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 64
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 64
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=12748
icnt_total_pkts_simt_to_mem=12388
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.9246
	minimum = 6
	maximum = 105
Network latency average = 16.8683
	minimum = 6
	maximum = 82
Slowest packet = 9124
Flit latency average = 16.7807
	minimum = 6
	maximum = 80
Slowest flit = 20601
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0457644
	minimum = 0 (at node 36)
	maximum = 0.0810959 (at node 22)
Accepted packet rate average = 0.0457644
	minimum = 0 (at node 36)
	maximum = 0.0810959 (at node 22)
Injected flit rate average = 0.0924055
	minimum = 0 (at node 36)
	maximum = 0.195068 (at node 22)
Accepted flit rate average= 0.0924055
	minimum = 0 (at node 36)
	maximum = 0.151233 (at node 22)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.3914 (3 samples)
	minimum = 6 (3 samples)
	maximum = 226.667 (3 samples)
Network latency average = 19.2501 (3 samples)
	minimum = 6 (3 samples)
	maximum = 212.333 (3 samples)
Flit latency average = 19.0004 (3 samples)
	minimum = 6 (3 samples)
	maximum = 210.333 (3 samples)
Fragmentation average = 0.142599 (3 samples)
	minimum = 0 (3 samples)
	maximum = 159.667 (3 samples)
Injected packet rate average = 0.0537713 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0921379 (3 samples)
Accepted packet rate average = 0.0537713 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0921379 (3 samples)
Injected flit rate average = 0.108052 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.206101 (3 samples)
Accepted flit rate average = 0.108052 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.17519 (3 samples)
Injected packet size average = 2.00948 (3 samples)
Accepted packet size average = 2.00948 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 307200 (inst/sec)
gpgpu_simulation_rate = 1322 (cycle/sec)
gpgpu_silicon_slowdown = 1215582x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a9002f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 1104
gpu_sim_insn = 573440
gpu_ipc =     519.4203
gpu_tot_sim_cycle = 6392
gpu_tot_sim_insn = 1802240
gpu_tot_ipc =     281.9525
gpu_tot_issued_cta = 256
gpu_occupancy = 33.5906% 
gpu_tot_occupancy = 34.9226% 
max_total_param_size = 0
gpu_stall_dramfull = 9791
gpu_stall_icnt2sh    = 16608
partiton_level_parallism =       1.8551
partiton_level_parallism_total  =       1.2972
partiton_level_parallism_util =       4.0554
partiton_level_parallism_util_total  =       4.6768
L2_BW  =      95.3952 GB/Sec
L2_BW_total  =      66.7096 GB/Sec
gpu_total_sim_rate=360448

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 29696
	L1I_total_cache_misses = 2048
	L1I_total_cache_miss_rate = 0.0690
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27648
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1968
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29696

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
123, 124, 124, 124, 124, 124, 124, 124, 124, 123, 123, 124, 124, 124, 124, 124, 124, 124, 124, 124, 124, 124, 124, 124, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1867776
gpgpu_n_tot_w_icount = 58368
gpgpu_n_stall_shd_mem = 29428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14728	W0_Idle:105808	W0_Scoreboard:57754	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:58368
single_issue_nums: WS0:24192	WS1:24176	
dual_issue_nums: WS0:2496	WS1:2504	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294912 {72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294912 {72:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 958 
max_icnt2mem_latency = 398 
maxmrqlatency = 602 
max_icnt2sh_latency = 107 
averagemflatency = 259 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 189 
avg_icnt2sh_latency = 22 
mrq_lat_table:82 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5266 	2358 	588 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1555 	3193 	2797 	182 	500 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3736 	2333 	1981 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1534/37 = 41.459461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2068
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       4236      7409    none      none         317       294       249       261    none      none      none      none      none      none      none      none  
dram[1]:       7142      7830    none      none         301       281       254       236    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         319       313       245       282    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         276       273       243       240    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         270       327       261       253    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         262       262       259       258    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         276       281       262       249    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         275       281       265       263    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       412       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        386       460       429       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       451       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       354       416       417       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        389       407       448       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       442       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        398       357       458       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        378       465       436       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9940 n_nop=9408 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1054
n_activity=1570 dram_eff=0.6675
bk0: 8a 9892i bk1: 4a 9922i bk2: 0a 9942i bk3: 0a 9943i bk4: 64a 8717i bk5: 64a 8699i bk6: 64a 8769i bk7: 64a 8739i bk8: 0a 9936i bk9: 0a 9939i bk10: 0a 9939i bk11: 0a 9939i bk12: 0a 9940i bk13: 0a 9940i bk14: 0a 9940i bk15: 0a 9940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.105433 
total_CMD = 9940 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 8448 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 9940 
n_nop = 9408 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.000805 
CoL_Bus_Util = 0.052716 
Either_Row_CoL_Bus_Util = 0.053521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.821127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.82113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9940 n_nop=9414 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1046
n_activity=1526 dram_eff=0.6815
bk0: 4a 9923i bk1: 4a 9923i bk2: 0a 9941i bk3: 0a 9942i bk4: 64a 8744i bk5: 64a 8725i bk6: 64a 8784i bk7: 64a 8756i bk8: 0a 9937i bk9: 0a 9937i bk10: 0a 9938i bk11: 0a 9939i bk12: 0a 9940i bk13: 0a 9941i bk14: 0a 9941i bk15: 0a 9941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.104628 
total_CMD = 9940 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 8485 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 9940 
n_nop = 9414 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000604 
CoL_Bus_Util = 0.052314 
Either_Row_CoL_Bus_Util = 0.052918 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.741952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.74195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9940 n_nop=9424 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.103
n_activity=1448 dram_eff=0.7072
bk0: 0a 9941i bk1: 0a 9942i bk2: 0a 9942i bk3: 0a 9943i bk4: 64a 8768i bk5: 64a 8756i bk6: 64a 8858i bk7: 64a 8758i bk8: 0a 9936i bk9: 0a 9937i bk10: 0a 9939i bk11: 0a 9939i bk12: 0a 9939i bk13: 0a 9940i bk14: 0a 9940i bk15: 0a 9940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376140
Bank_Level_Parallism_Col = 3.378074
Bank_Level_Parallism_Ready = 2.248047
write_to_read_ratio_blp_rw_average = 0.520145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.103018 
total_CMD = 9940 
util_bw = 1024 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 8513 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 9940 
n_nop = 9424 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.051509 
Either_Row_CoL_Bus_Util = 0.051911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.374346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.37435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9940 n_nop=9424 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.103
n_activity=1455 dram_eff=0.7038
bk0: 0a 9941i bk1: 0a 9942i bk2: 0a 9942i bk3: 0a 9942i bk4: 64a 8772i bk5: 64a 8763i bk6: 64a 8766i bk7: 64a 8745i bk8: 0a 9937i bk9: 0a 9937i bk10: 0a 9937i bk11: 0a 9937i bk12: 0a 9939i bk13: 0a 9940i bk14: 0a 9941i bk15: 0a 9941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.442807
Bank_Level_Parallism_Col = 3.442416
Bank_Level_Parallism_Ready = 2.320312
write_to_read_ratio_blp_rw_average = 0.522530
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.103018 
total_CMD = 9940 
util_bw = 1024 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 8512 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 9940 
n_nop = 9424 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.051509 
Either_Row_CoL_Bus_Util = 0.051911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.085413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9940 n_nop=9424 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.103
n_activity=1556 dram_eff=0.6581
bk0: 0a 9941i bk1: 0a 9942i bk2: 0a 9943i bk3: 0a 9943i bk4: 64a 9092i bk5: 64a 8836i bk6: 64a 8819i bk7: 64a 8829i bk8: 0a 9936i bk9: 0a 9937i bk10: 0a 9938i bk11: 0a 9938i bk12: 0a 9938i bk13: 0a 9938i bk14: 0a 9941i bk15: 0a 9941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.866885
Bank_Level_Parallism_Col = 2.866710
Bank_Level_Parallism_Ready = 2.136719
write_to_read_ratio_blp_rw_average = 0.535511
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.103018 
total_CMD = 9940 
util_bw = 1024 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 8412 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 9940 
n_nop = 9424 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.051509 
Either_Row_CoL_Bus_Util = 0.051911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.105030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.10503
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9940 n_nop=9424 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.103
n_activity=1525 dram_eff=0.6715
bk0: 0a 9940i bk1: 0a 9941i bk2: 0a 9941i bk3: 0a 9941i bk4: 64a 8928i bk5: 64a 8891i bk6: 64a 8857i bk7: 64a 8852i bk8: 0a 9938i bk9: 0a 9939i bk10: 0a 9939i bk11: 0a 9940i bk12: 0a 9940i bk13: 0a 9940i bk14: 0a 9940i bk15: 0a 9940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.103018 
total_CMD = 9940 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 8442 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 9940 
n_nop = 9424 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.051509 
Either_Row_CoL_Bus_Util = 0.051911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.436620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.43662
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9940 n_nop=9436 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.1006
n_activity=1516 dram_eff=0.6596
bk0: 0a 9942i bk1: 0a 9943i bk2: 0a 9943i bk3: 0a 9944i bk4: 64a 9025i bk5: 64a 8957i bk6: 64a 8897i bk7: 64a 8884i bk8: 0a 9936i bk9: 0a 9937i bk10: 0a 9937i bk11: 0a 9937i bk12: 0a 9937i bk13: 0a 9938i bk14: 0a 9941i bk15: 0a 9941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.100604 
total_CMD = 9940 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 8433 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 9940 
n_nop = 9436 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.050302 
Either_Row_CoL_Bus_Util = 0.050704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.992153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.99215
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9940 n_nop=9426 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1026
n_activity=1492 dram_eff=0.6836
bk0: 0a 9940i bk1: 0a 9942i bk2: 0a 9944i bk3: 0a 9944i bk4: 64a 8921i bk5: 64a 8879i bk6: 64a 8810i bk7: 64a 8817i bk8: 0a 9937i bk9: 0a 9937i bk10: 0a 9937i bk11: 0a 9938i bk12: 0a 9938i bk13: 0a 9939i bk14: 0a 9940i bk15: 0a 9940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.102616 
total_CMD = 9940 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 8483 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 9940 
n_nop = 9426 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.051308 
Either_Row_CoL_Bus_Util = 0.051710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.825553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.82555

========= L2 cache stats =========
L2_cache_bank[0]: Access = 552, Miss = 34, Miss_rate = 0.062, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 532, Miss = 33, Miss_rate = 0.062, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 532, Miss = 33, Miss_rate = 0.062, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 532, Miss = 33, Miss_rate = 0.062, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[5]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[6]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[7]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[9]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[10]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 8292
L2_total_cache_misses = 517
L2_total_cache_miss_rate = 0.0623
L2_total_cache_pending_hits = 588
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3079
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 64
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 64
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.141
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=16844
icnt_total_pkts_simt_to_mem=16484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.4338
	minimum = 6
	maximum = 97
Network latency average = 14.2222
	minimum = 6
	maximum = 80
Slowest packet = 14015
Flit latency average = 13.957
	minimum = 6
	maximum = 80
Slowest flit = 27809
Fragmentation average = 0.0129395
	minimum = 0
	maximum = 53
Injected packet rate average = 0.0742029
	minimum = 0 (at node 36)
	maximum = 0.115942 (at node 12)
Accepted packet rate average = 0.0742029
	minimum = 0 (at node 36)
	maximum = 0.115942 (at node 12)
Injected flit rate average = 0.148406
	minimum = 0 (at node 36)
	maximum = 0.231884 (at node 12)
Accepted flit rate average= 0.148406
	minimum = 0 (at node 36)
	maximum = 0.231884 (at node 12)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.152 (4 samples)
	minimum = 6 (4 samples)
	maximum = 194.25 (4 samples)
Network latency average = 17.9931 (4 samples)
	minimum = 6 (4 samples)
	maximum = 179.25 (4 samples)
Flit latency average = 17.7395 (4 samples)
	minimum = 6 (4 samples)
	maximum = 177.75 (4 samples)
Fragmentation average = 0.110184 (4 samples)
	minimum = 0 (4 samples)
	maximum = 133 (4 samples)
Injected packet rate average = 0.0588792 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.098089 (4 samples)
Accepted packet rate average = 0.0588792 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.098089 (4 samples)
Injected flit rate average = 0.118141 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.212547 (4 samples)
Accepted flit rate average = 0.118141 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.189363 (4 samples)
Injected packet size average = 2.00649 (4 samples)
Accepted packet size average = 2.00649 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 360448 (inst/sec)
gpgpu_simulation_rate = 1278 (cycle/sec)
gpgpu_silicon_slowdown = 1257433x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose shared memory copy, Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a90030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14transposeNaivePfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14transposeNaivePfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14transposeNaivePfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 3751
gpu_sim_insn = 376832
gpu_ipc =     100.4617
gpu_tot_sim_cycle = 10143
gpu_tot_sim_insn = 2179072
gpu_tot_ipc =     214.8351
gpu_tot_issued_cta = 320
gpu_occupancy = 29.5866% 
gpu_tot_occupancy = 33.0699% 
max_total_param_size = 0
gpu_stall_dramfull = 13021
gpu_stall_icnt2sh    = 21333
partiton_level_parallism =       2.4623
partiton_level_parallism_total  =       1.7281
partiton_level_parallism_util =       4.6955
partiton_level_parallism_util_total  =       4.6866
L2_BW  =     126.6201 GB/Sec
L2_BW_total  =      88.8652 GB/Sec
gpu_total_sim_rate=311296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 35840
	L1I_total_cache_misses = 2560
	L1I_total_cache_miss_rate = 0.0714
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.1389
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33280
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2560
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2460
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
147, 148, 148, 148, 148, 148, 148, 148, 148, 147, 147, 148, 148, 148, 148, 148, 148, 148, 148, 148, 148, 148, 148, 148, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 2244608
gpgpu_n_tot_w_icount = 70144
gpgpu_n_stall_shd_mem = 75069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12288
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64827	W0_Idle:155796	W0_Scoreboard:69569	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:70144
single_issue_nums: WS0:29568	WS1:29552	
dual_issue_nums: WS0:2752	WS1:2760	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 622592 {40:8192,72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 368640 {72:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 107 
averagemflatency = 225 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 189 
avg_icnt2sh_latency = 17 
mrq_lat_table:83 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13493 	3320 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1687 	6841 	6751 	1359 	645 	238 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11516 	3030 	2656 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285         0         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1535/38 = 40.394737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2072
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       5143      9361    none      none         734       653       696       603    none      none      none      none      none      none      none      none  
dram[1]:       9169     10007    none      none         628       608       582       560    none      none      none      none      none      none      none      none  
dram[2]:       8963    none      none      none         740       667       702       625    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         604       600       572       564    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         698       703       725       596    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         590       590       588       582    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         735       684       737       592    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         603       613       594       588    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       372       679       417       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       392       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15242 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06644
n_activity=1570 dram_eff=0.6675
bk0: 8a 15726i bk1: 4a 15756i bk2: 0a 15776i bk3: 0a 15777i bk4: 64a 14551i bk5: 64a 14533i bk6: 64a 14603i bk7: 64a 14573i bk8: 0a 15770i bk9: 0a 15773i bk10: 0a 15773i bk11: 0a 15773i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066438 
total_CMD = 15774 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 14282 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 15774 
n_nop = 15242 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.000507 
CoL_Bus_Util = 0.033219 
Either_Row_CoL_Bus_Util = 0.033726 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.668188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15248 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06593
n_activity=1526 dram_eff=0.6815
bk0: 4a 15757i bk1: 4a 15757i bk2: 0a 15775i bk3: 0a 15776i bk4: 64a 14578i bk5: 64a 14559i bk6: 64a 14618i bk7: 64a 14590i bk8: 0a 15771i bk9: 0a 15771i bk10: 0a 15772i bk11: 0a 15773i bk12: 0a 15774i bk13: 0a 15775i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065931 
total_CMD = 15774 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 14319 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 15774 
n_nop = 15248 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000380 
CoL_Bus_Util = 0.032966 
Either_Row_CoL_Bus_Util = 0.033346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.618296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15253 n_act=5 n_pre=0 n_ref_event=0 n_req=193 n_rd=4 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06542
n_activity=1488 dram_eff=0.6935
bk0: 4a 15757i bk1: 0a 15776i bk2: 0a 15776i bk3: 0a 15777i bk4: 64a 14602i bk5: 64a 14590i bk6: 64a 14692i bk7: 64a 14592i bk8: 0a 15770i bk9: 0a 15771i bk10: 0a 15773i bk11: 0a 15773i bk12: 0a 15773i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974093
Row_Buffer_Locality_read = 0.984615
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.344875
Bank_Level_Parallism_Col = 3.348369
Bank_Level_Parallism_Ready = 2.238372
write_to_read_ratio_blp_rw_average = 0.513648
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065424 
total_CMD = 15774 
util_bw = 1032 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 14327 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 15774 
n_nop = 15253 
Read = 4 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 516 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.032712 
Either_Row_CoL_Bus_Util = 0.033029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.016800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0168
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15258 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06492
n_activity=1455 dram_eff=0.7038
bk0: 0a 15775i bk1: 0a 15776i bk2: 0a 15776i bk3: 0a 15776i bk4: 64a 14606i bk5: 64a 14597i bk6: 64a 14600i bk7: 64a 14579i bk8: 0a 15771i bk9: 0a 15771i bk10: 0a 15771i bk11: 0a 15771i bk12: 0a 15773i bk13: 0a 15774i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.442807
Bank_Level_Parallism_Col = 3.442416
Bank_Level_Parallism_Ready = 2.320312
write_to_read_ratio_blp_rw_average = 0.522530
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064917 
total_CMD = 15774 
util_bw = 1024 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 14346 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 15774 
n_nop = 15258 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.032458 
Either_Row_CoL_Bus_Util = 0.032712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.204577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15258 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06492
n_activity=1556 dram_eff=0.6581
bk0: 0a 15775i bk1: 0a 15776i bk2: 0a 15777i bk3: 0a 15777i bk4: 64a 14926i bk5: 64a 14670i bk6: 64a 14653i bk7: 64a 14663i bk8: 0a 15770i bk9: 0a 15771i bk10: 0a 15772i bk11: 0a 15772i bk12: 0a 15772i bk13: 0a 15772i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.866885
Bank_Level_Parallism_Col = 2.866710
Bank_Level_Parallism_Ready = 2.136719
write_to_read_ratio_blp_rw_average = 0.535511
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064917 
total_CMD = 15774 
util_bw = 1024 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 14246 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 15774 
n_nop = 15258 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.032458 
Either_Row_CoL_Bus_Util = 0.032712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.847090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84709
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15258 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06492
n_activity=1525 dram_eff=0.6715
bk0: 0a 15774i bk1: 0a 15775i bk2: 0a 15775i bk3: 0a 15775i bk4: 64a 14762i bk5: 64a 14725i bk6: 64a 14691i bk7: 64a 14686i bk8: 0a 15772i bk9: 0a 15773i bk10: 0a 15773i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064917 
total_CMD = 15774 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 14276 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 15774 
n_nop = 15258 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.032458 
Either_Row_CoL_Bus_Util = 0.032712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.425891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42589
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15270 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.0634
n_activity=1516 dram_eff=0.6596
bk0: 0a 15776i bk1: 0a 15777i bk2: 0a 15777i bk3: 0a 15778i bk4: 64a 14859i bk5: 64a 14791i bk6: 64a 14731i bk7: 64a 14718i bk8: 0a 15770i bk9: 0a 15771i bk10: 0a 15771i bk11: 0a 15771i bk12: 0a 15771i bk13: 0a 15772i bk14: 0a 15775i bk15: 0a 15775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.063395 
total_CMD = 15774 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 14267 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 15774 
n_nop = 15270 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.031698 
Either_Row_CoL_Bus_Util = 0.031951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.145810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14581
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15260 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.06466
n_activity=1492 dram_eff=0.6836
bk0: 0a 15774i bk1: 0a 15776i bk2: 0a 15778i bk3: 0a 15778i bk4: 64a 14755i bk5: 64a 14713i bk6: 64a 14644i bk7: 64a 14651i bk8: 0a 15771i bk9: 0a 15771i bk10: 0a 15771i bk11: 0a 15772i bk12: 0a 15772i bk13: 0a 15773i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.064663 
total_CMD = 15774 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 14317 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 15774 
n_nop = 15260 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.032332 
Either_Row_CoL_Bus_Util = 0.032585 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.670978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67098

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1128, Miss = 34, Miss_rate = 0.030, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 1108, Miss = 33, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 1108, Miss = 33, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 1108, Miss = 33, Miss_rate = 0.030, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 1108, Miss = 33, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[6]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[7]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[8]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[9]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[10]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 17528
L2_total_cache_misses = 518
L2_total_cache_miss_rate = 0.0296
L2_total_cache_pending_hits = 607
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 83
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 83
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=28208
icnt_total_pkts_simt_to_mem=33912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2732
	minimum = 6
	maximum = 556
Network latency average = 16.894
	minimum = 6
	maximum = 409
Slowest packet = 17834
Flit latency average = 18.3692
	minimum = 6
	maximum = 409
Slowest flit = 35136
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0984911
	minimum = 0 (at node 36)
	maximum = 0.158891 (at node 24)
Accepted packet rate average = 0.0984911
	minimum = 0 (at node 36)
	maximum = 0.158891 (at node 24)
Injected flit rate average = 0.153516
	minimum = 0 (at node 36)
	maximum = 0.290323 (at node 16)
Accepted flit rate average= 0.153516
	minimum = 0 (at node 36)
	maximum = 0.295388 (at node 24)
Injected packet length average = 1.55868
Accepted packet length average = 1.55868
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.5762 (5 samples)
	minimum = 6 (5 samples)
	maximum = 266.6 (5 samples)
Network latency average = 17.7733 (5 samples)
	minimum = 6 (5 samples)
	maximum = 225.2 (5 samples)
Flit latency average = 17.8655 (5 samples)
	minimum = 6 (5 samples)
	maximum = 224 (5 samples)
Fragmentation average = 0.0881471 (5 samples)
	minimum = 0 (5 samples)
	maximum = 106.4 (5 samples)
Injected packet rate average = 0.0668016 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.110249 (5 samples)
Accepted packet rate average = 0.0668016 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.110249 (5 samples)
Injected flit rate average = 0.125216 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.228102 (5 samples)
Accepted flit rate average = 0.125216 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.210568 (5 samples)
Injected packet size average = 1.87444 (5 samples)
Accepted packet size average = 1.87444 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 311296 (inst/sec)
gpgpu_simulation_rate = 1449 (cycle/sec)
gpgpu_silicon_slowdown = 1109040x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a90030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 4209
gpu_sim_insn = 376832
gpu_ipc =      89.5301
gpu_tot_sim_cycle = 14352
gpu_tot_sim_insn = 2555904
gpu_tot_ipc =     178.0870
gpu_tot_issued_cta = 384
gpu_occupancy = 28.2943% 
gpu_tot_occupancy = 31.8181% 
max_total_param_size = 0
gpu_stall_dramfull = 13828
gpu_stall_icnt2sh    = 24217
partiton_level_parallism =       2.1896
partiton_level_parallism_total  =       1.8634
partiton_level_parallism_util =       3.7372
partiton_level_parallism_util_total  =       4.3094
L2_BW  =     112.5977 GB/Sec
L2_BW_total  =      95.8252 GB/Sec
gpu_total_sim_rate=283989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 41984
	L1I_total_cache_misses = 2560
	L1I_total_cache_miss_rate = 0.0610
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11264
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.1136
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9984
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2560
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2460
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41984

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
171, 172, 172, 172, 172, 172, 172, 172, 172, 171, 171, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 2621440
gpgpu_n_tot_w_icount = 81920
gpgpu_n_stall_shd_mem = 128710
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 20480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 98304
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 360448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:135881	W0_Idle:190026	W0_Scoreboard:79039	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:34944	WS1:34928	
dual_issue_nums: WS0:3008	WS1:3016	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 950272 {40:16384,72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 442368 {72:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 163840 {8:20480,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 107 
averagemflatency = 212 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 189 
avg_icnt2sh_latency = 15 
mrq_lat_table:83 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22381 	3648 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2247 	10641 	8352 	4402 	845 	250 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19069 	4192 	3157 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285         0         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1535/38 = 40.394737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2072
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       5891     10861    none      none        1190      1045      1162       993    none      none      none      none      none      none      none      none  
dram[1]:      10639     11561    none      none         960       925       914       876    none      none      none      none      none      none      none      none  
dram[2]:      10373    none      none      none        1200      1054      1168      1016    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         936       919       903       882    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1163      1084      1194       987    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         922       906       921       898    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1252      1092      1238       983    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         935       938       926       903    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       372       679       417       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       392       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22321 n_nop=21789 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04695
n_activity=1570 dram_eff=0.6675
bk0: 8a 22273i bk1: 4a 22303i bk2: 0a 22323i bk3: 0a 22324i bk4: 64a 21098i bk5: 64a 21080i bk6: 64a 21150i bk7: 64a 21120i bk8: 0a 22317i bk9: 0a 22320i bk10: 0a 22320i bk11: 0a 22320i bk12: 0a 22321i bk13: 0a 22321i bk14: 0a 22321i bk15: 0a 22321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046951 
total_CMD = 22321 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 20829 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 22321 
n_nop = 21789 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.023476 
Either_Row_CoL_Bus_Util = 0.023834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.592267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59227
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22321 n_nop=21795 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04659
n_activity=1526 dram_eff=0.6815
bk0: 4a 22304i bk1: 4a 22304i bk2: 0a 22322i bk3: 0a 22323i bk4: 64a 21125i bk5: 64a 21106i bk6: 64a 21165i bk7: 64a 21137i bk8: 0a 22318i bk9: 0a 22318i bk10: 0a 22319i bk11: 0a 22320i bk12: 0a 22321i bk13: 0a 22322i bk14: 0a 22322i bk15: 0a 22322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046593 
total_CMD = 22321 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 20866 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 22321 
n_nop = 21795 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000269 
CoL_Bus_Util = 0.023296 
Either_Row_CoL_Bus_Util = 0.023565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.557009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22321 n_nop=21800 n_act=5 n_pre=0 n_ref_event=0 n_req=193 n_rd=4 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04623
n_activity=1488 dram_eff=0.6935
bk0: 4a 22304i bk1: 0a 22323i bk2: 0a 22323i bk3: 0a 22324i bk4: 64a 21149i bk5: 64a 21137i bk6: 64a 21239i bk7: 64a 21139i bk8: 0a 22317i bk9: 0a 22318i bk10: 0a 22320i bk11: 0a 22320i bk12: 0a 22320i bk13: 0a 22321i bk14: 0a 22321i bk15: 0a 22321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974093
Row_Buffer_Locality_read = 0.984615
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.344875
Bank_Level_Parallism_Col = 3.348369
Bank_Level_Parallism_Ready = 2.238372
write_to_read_ratio_blp_rw_average = 0.513648
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046234 
total_CMD = 22321 
util_bw = 1032 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 20874 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 22321 
n_nop = 21800 
Read = 4 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 516 
Row_Bus_Util =  0.000224 
CoL_Bus_Util = 0.023117 
Either_Row_CoL_Bus_Util = 0.023341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.838627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22321 n_nop=21805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04588
n_activity=1455 dram_eff=0.7038
bk0: 0a 22322i bk1: 0a 22323i bk2: 0a 22323i bk3: 0a 22323i bk4: 64a 21153i bk5: 64a 21144i bk6: 64a 21147i bk7: 64a 21126i bk8: 0a 22318i bk9: 0a 22318i bk10: 0a 22318i bk11: 0a 22318i bk12: 0a 22320i bk13: 0a 22321i bk14: 0a 22322i bk15: 0a 22322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.442807
Bank_Level_Parallism_Col = 3.442416
Bank_Level_Parallism_Ready = 2.320312
write_to_read_ratio_blp_rw_average = 0.522530
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045876 
total_CMD = 22321 
util_bw = 1024 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 20893 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 22321 
n_nop = 21805 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.022938 
Either_Row_CoL_Bus_Util = 0.023117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.264639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26464
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22321 n_nop=21805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04588
n_activity=1556 dram_eff=0.6581
bk0: 0a 22322i bk1: 0a 22323i bk2: 0a 22324i bk3: 0a 22324i bk4: 64a 21473i bk5: 64a 21217i bk6: 64a 21200i bk7: 64a 21210i bk8: 0a 22317i bk9: 0a 22318i bk10: 0a 22319i bk11: 0a 22319i bk12: 0a 22319i bk13: 0a 22319i bk14: 0a 22322i bk15: 0a 22322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.866885
Bank_Level_Parallism_Col = 2.866710
Bank_Level_Parallism_Ready = 2.136719
write_to_read_ratio_blp_rw_average = 0.535511
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045876 
total_CMD = 22321 
util_bw = 1024 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 20793 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 22321 
n_nop = 21805 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.022938 
Either_Row_CoL_Bus_Util = 0.023117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.718695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22321 n_nop=21805 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04588
n_activity=1525 dram_eff=0.6715
bk0: 0a 22321i bk1: 0a 22322i bk2: 0a 22322i bk3: 0a 22322i bk4: 64a 21309i bk5: 64a 21272i bk6: 64a 21238i bk7: 64a 21233i bk8: 0a 22319i bk9: 0a 22320i bk10: 0a 22320i bk11: 0a 22321i bk12: 0a 22321i bk13: 0a 22321i bk14: 0a 22321i bk15: 0a 22321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045876 
total_CMD = 22321 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 20823 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 22321 
n_nop = 21805 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.022938 
Either_Row_CoL_Bus_Util = 0.023117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.421038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42104
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22321 n_nop=21817 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.0448
n_activity=1516 dram_eff=0.6596
bk0: 0a 22323i bk1: 0a 22324i bk2: 0a 22324i bk3: 0a 22325i bk4: 64a 21406i bk5: 64a 21338i bk6: 64a 21278i bk7: 64a 21265i bk8: 0a 22317i bk9: 0a 22318i bk10: 0a 22318i bk11: 0a 22318i bk12: 0a 22318i bk13: 0a 22319i bk14: 0a 22322i bk15: 0a 22322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044801 
total_CMD = 22321 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 20814 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 22321 
n_nop = 21817 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.022400 
Either_Row_CoL_Bus_Util = 0.022580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.223108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22311
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22321 n_nop=21807 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.0457
n_activity=1492 dram_eff=0.6836
bk0: 0a 22321i bk1: 0a 22323i bk2: 0a 22325i bk3: 0a 22325i bk4: 64a 21302i bk5: 64a 21260i bk6: 64a 21191i bk7: 64a 21198i bk8: 0a 22318i bk9: 0a 22318i bk10: 0a 22318i bk11: 0a 22319i bk12: 0a 22319i bk13: 0a 22320i bk14: 0a 22321i bk15: 0a 22321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045697 
total_CMD = 22321 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 20864 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 22321 
n_nop = 21807 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.022848 
Either_Row_CoL_Bus_Util = 0.023028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.594239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59424

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1704, Miss = 34, Miss_rate = 0.020, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 1684, Miss = 33, Miss_rate = 0.020, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 1684, Miss = 33, Miss_rate = 0.020, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 1684, Miss = 33, Miss_rate = 0.020, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 1684, Miss = 33, Miss_rate = 0.020, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[6]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[7]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[8]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[9]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[10]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 26744
L2_total_cache_misses = 518
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 607
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19463
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 83
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 83
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=39472
icnt_total_pkts_simt_to_mem=51320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.9704
	minimum = 6
	maximum = 295
Network latency average = 17.6948
	minimum = 6
	maximum = 248
Slowest packet = 36326
Flit latency average = 19.6941
	minimum = 6
	maximum = 247
Slowest flit = 64212
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0875837
	minimum = 0 (at node 36)
	maximum = 0.13685 (at node 0)
Accepted packet rate average = 0.0875837
	minimum = 0 (at node 36)
	maximum = 0.13685 (at node 0)
Injected flit rate average = 0.136241
	minimum = 0 (at node 36)
	maximum = 0.258494 (at node 0)
Accepted flit rate average= 0.136241
	minimum = 0 (at node 36)
	maximum = 0.258494 (at node 20)
Injected packet length average = 1.55556
Accepted packet length average = 1.55556
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.1419 (6 samples)
	minimum = 6 (6 samples)
	maximum = 271.333 (6 samples)
Network latency average = 17.7602 (6 samples)
	minimum = 6 (6 samples)
	maximum = 229 (6 samples)
Flit latency average = 18.1702 (6 samples)
	minimum = 6 (6 samples)
	maximum = 227.833 (6 samples)
Fragmentation average = 0.0734559 (6 samples)
	minimum = 0 (6 samples)
	maximum = 88.6667 (6 samples)
Injected packet rate average = 0.0702653 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.114683 (6 samples)
Accepted packet rate average = 0.0702653 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.114683 (6 samples)
Injected flit rate average = 0.127053 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.233167 (6 samples)
Accepted flit rate average = 0.127053 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.218556 (6 samples)
Injected packet size average = 1.8082 (6 samples)
Accepted packet size average = 1.8082 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 283989 (inst/sec)
gpgpu_simulation_rate = 1594 (cycle/sec)
gpgpu_silicon_slowdown = 1008155x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose naive             , Throughput = 0.0001 GB/s, Time = 2000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a900324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z18transposeCoalescedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z18transposeCoalescedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 2101
gpu_sim_insn = 606208
gpu_ipc =     288.5331
gpu_tot_sim_cycle = 16453
gpu_tot_sim_insn = 3162112
gpu_tot_ipc =     192.1906
gpu_tot_issued_cta = 448
gpu_occupancy = 36.7017% 
gpu_tot_occupancy = 32.5105% 
max_total_param_size = 0
gpu_stall_dramfull = 17372
gpu_stall_icnt2sh    = 29235
partiton_level_parallism =       1.0033
partiton_level_parallism_total  =       1.7536
partiton_level_parallism_util =       5.7596
partiton_level_parallism_util_total  =       4.3901
L2_BW  =      51.5953 GB/Sec
L2_BW_total  =      90.1772 GB/Sec
gpu_total_sim_rate=287464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 51712
	L1I_total_cache_misses = 4096
	L1I_total_cache_miss_rate = 0.0792
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 13312
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0962
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12032
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47616
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3936
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13312
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 51712

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
210, 211, 211, 211, 211, 211, 211, 211, 211, 210, 210, 211, 211, 211, 211, 211, 211, 211, 211, 211, 211, 211, 211, 211, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 3227648
gpgpu_n_tot_w_icount = 100864
gpgpu_n_stall_shd_mem = 140175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7168
gpgpu_n_mem_write_global = 21504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 114688
gpgpu_n_store_insn = 114688
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 425984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143436	W0_Idle:228998	W0_Scoreboard:94024	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:100864
single_issue_nums: WS0:43392	WS1:43376	
dual_issue_nums: WS0:3520	WS1:3528	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57344 {8:7168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1024000 {40:16384,72:5120,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 516096 {72:7168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172032 {8:21504,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 107 
averagemflatency = 214 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 189 
avg_icnt2sh_latency = 15 
mrq_lat_table:86 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23767 	4310 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2427 	11314 	9381 	4603 	858 	262 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20128 	4525 	3777 	262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1538/41 = 37.512196
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2084
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       6728     12506    none      none        1237      1085      1208      1035    none      none      none      none      none      none      none      none  
dram[1]:      12537     14348    none      none        1001       966       954       919    none      none      none      none      none      none      none      none  
dram[2]:      12125     11913    none      none        1249      1095      1216      1061    none      none      none      none      none      none      none      none  
dram[3]:      11669     12819    none      none         979       962       943       926    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1204      1124      1237      1027    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         963       947       961       938    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1296      1134      1282      1027    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         977       980       966       944    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       372       679       417       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       400       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25588 n_nop=25056 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04096
n_activity=1570 dram_eff=0.6675
bk0: 8a 25540i bk1: 4a 25570i bk2: 0a 25590i bk3: 0a 25591i bk4: 64a 24365i bk5: 64a 24347i bk6: 64a 24417i bk7: 64a 24387i bk8: 0a 25584i bk9: 0a 25587i bk10: 0a 25587i bk11: 0a 25587i bk12: 0a 25588i bk13: 0a 25588i bk14: 0a 25588i bk15: 0a 25588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040957 
total_CMD = 25588 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 24096 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 25588 
n_nop = 25056 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.000313 
CoL_Bus_Util = 0.020478 
Either_Row_CoL_Bus_Util = 0.020791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.261294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25588 n_nop=25062 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04064
n_activity=1526 dram_eff=0.6815
bk0: 4a 25571i bk1: 4a 25571i bk2: 0a 25589i bk3: 0a 25590i bk4: 64a 24392i bk5: 64a 24373i bk6: 64a 24432i bk7: 64a 24404i bk8: 0a 25585i bk9: 0a 25585i bk10: 0a 25586i bk11: 0a 25587i bk12: 0a 25588i bk13: 0a 25589i bk14: 0a 25589i bk15: 0a 25589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040644 
total_CMD = 25588 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 24133 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 25588 
n_nop = 25062 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000234 
CoL_Bus_Util = 0.020322 
Either_Row_CoL_Bus_Util = 0.020557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.230538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23054
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25588 n_nop=25062 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04064
n_activity=1528 dram_eff=0.6806
bk0: 4a 25571i bk1: 4a 25572i bk2: 0a 25590i bk3: 0a 25591i bk4: 64a 24416i bk5: 64a 24404i bk6: 64a 24506i bk7: 64a 24406i bk8: 0a 25584i bk9: 0a 25585i bk10: 0a 25587i bk11: 0a 25587i bk12: 0a 25587i bk13: 0a 25588i bk14: 0a 25588i bk15: 0a 25588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040644 
total_CMD = 25588 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 24121 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 25588 
n_nop = 25062 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000234 
CoL_Bus_Util = 0.020322 
Either_Row_CoL_Bus_Util = 0.020557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.476200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25588 n_nop=25062 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04064
n_activity=1535 dram_eff=0.6775
bk0: 4a 25571i bk1: 4a 25571i bk2: 0a 25589i bk3: 0a 25589i bk4: 64a 24419i bk5: 64a 24410i bk6: 64a 24413i bk7: 64a 24392i bk8: 0a 25584i bk9: 0a 25586i bk10: 0a 25586i bk11: 0a 25586i bk12: 0a 25588i bk13: 0a 25589i bk14: 0a 25590i bk15: 0a 25590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040644 
total_CMD = 25588 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 24120 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 25588 
n_nop = 25062 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000234 
CoL_Bus_Util = 0.020322 
Either_Row_CoL_Bus_Util = 0.020557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.975496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25588 n_nop=25072 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04002
n_activity=1556 dram_eff=0.6581
bk0: 0a 25589i bk1: 0a 25590i bk2: 0a 25591i bk3: 0a 25591i bk4: 64a 24740i bk5: 64a 24484i bk6: 64a 24467i bk7: 64a 24477i bk8: 0a 25584i bk9: 0a 25585i bk10: 0a 25586i bk11: 0a 25586i bk12: 0a 25586i bk13: 0a 25586i bk14: 0a 25589i bk15: 0a 25589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.866885
Bank_Level_Parallism_Col = 2.866710
Bank_Level_Parallism_Ready = 2.136719
write_to_read_ratio_blp_rw_average = 0.535511
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040019 
total_CMD = 25588 
util_bw = 1024 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 24060 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 25588 
n_nop = 25072 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.020009 
Either_Row_CoL_Bus_Util = 0.020166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.371580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25588 n_nop=25072 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04002
n_activity=1525 dram_eff=0.6715
bk0: 0a 25588i bk1: 0a 25589i bk2: 0a 25589i bk3: 0a 25589i bk4: 64a 24576i bk5: 64a 24539i bk6: 64a 24505i bk7: 64a 24500i bk8: 0a 25586i bk9: 0a 25587i bk10: 0a 25587i bk11: 0a 25588i bk12: 0a 25588i bk13: 0a 25588i bk14: 0a 25588i bk15: 0a 25588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040019 
total_CMD = 25588 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 24090 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 25588 
n_nop = 25072 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.020009 
Either_Row_CoL_Bus_Util = 0.020166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.111928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11193
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25588 n_nop=25084 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.03908
n_activity=1516 dram_eff=0.6596
bk0: 0a 25590i bk1: 0a 25591i bk2: 0a 25591i bk3: 0a 25592i bk4: 64a 24673i bk5: 64a 24605i bk6: 64a 24545i bk7: 64a 24532i bk8: 0a 25584i bk9: 0a 25585i bk10: 0a 25585i bk11: 0a 25585i bk12: 0a 25585i bk13: 0a 25586i bk14: 0a 25589i bk15: 0a 25589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039081 
total_CMD = 25588 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 24081 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 25588 
n_nop = 25084 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.019540 
Either_Row_CoL_Bus_Util = 0.019697 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.939268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93927
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25588 n_nop=25074 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03986
n_activity=1492 dram_eff=0.6836
bk0: 0a 25588i bk1: 0a 25590i bk2: 0a 25592i bk3: 0a 25592i bk4: 64a 24569i bk5: 64a 24527i bk6: 64a 24458i bk7: 64a 24465i bk8: 0a 25585i bk9: 0a 25585i bk10: 0a 25585i bk11: 0a 25586i bk12: 0a 25586i bk13: 0a 25587i bk14: 0a 25588i bk15: 0a 25588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039862 
total_CMD = 25588 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 24131 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 25588 
n_nop = 25074 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.019931 
Either_Row_CoL_Bus_Util = 0.020088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.263014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26301

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1832, Miss = 34, Miss_rate = 0.019, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[9]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[10]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 28852
L2_total_cache_misses = 521
L2_total_cache_miss_rate = 0.0181
L2_total_cache_pending_hits = 664
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 140
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 140
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21504
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.148
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=43868
icnt_total_pkts_simt_to_mem=55476
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.8385
	minimum = 6
	maximum = 118
Network latency average = 17.8252
	minimum = 6
	maximum = 106
Slowest packet = 55720
Flit latency average = 17.4508
	minimum = 6
	maximum = 104
Slowest flit = 95842
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0401333
	minimum = 0 (at node 36)
	maximum = 0.0704426 (at node 25)
Accepted packet rate average = 0.0401333
	minimum = 0 (at node 36)
	maximum = 0.0704426 (at node 25)
Injected flit rate average = 0.0814089
	minimum = 0 (at node 36)
	maximum = 0.169443 (at node 25)
Accepted flit rate average= 0.0814089
	minimum = 0 (at node 36)
	maximum = 0.131366 (at node 25)
Injected packet length average = 2.02846
Accepted packet length average = 2.02846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.2415 (7 samples)
	minimum = 6 (7 samples)
	maximum = 249.429 (7 samples)
Network latency average = 17.7695 (7 samples)
	minimum = 6 (7 samples)
	maximum = 211.429 (7 samples)
Flit latency average = 18.0675 (7 samples)
	minimum = 6 (7 samples)
	maximum = 210.143 (7 samples)
Fragmentation average = 0.0629622 (7 samples)
	minimum = 0 (7 samples)
	maximum = 76 (7 samples)
Injected packet rate average = 0.0659607 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.108363 (7 samples)
Accepted packet rate average = 0.0659607 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.108363 (7 samples)
Injected flit rate average = 0.120533 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.224064 (7 samples)
Accepted flit rate average = 0.120533 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.2061 (7 samples)
Injected packet size average = 1.82734 (7 samples)
Accepted packet size average = 1.82734 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 287464 (inst/sec)
gpgpu_simulation_rate = 1495 (cycle/sec)
gpgpu_silicon_slowdown = 1074916x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a900324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 1249
gpu_sim_insn = 606208
gpu_ipc =     485.3547
gpu_tot_sim_cycle = 17702
gpu_tot_sim_insn = 3768320
gpu_tot_ipc =     212.8754
gpu_tot_issued_cta = 512
gpu_occupancy = 33.5742% 
gpu_tot_occupancy = 32.5841% 
max_total_param_size = 0
gpu_stall_dramfull = 18389
gpu_stall_icnt2sh    = 32884
partiton_level_parallism =       1.6397
partiton_level_parallism_total  =       1.7456
partiton_level_parallism_util =       3.7101
partiton_level_parallism_util_total  =       4.3375
L2_BW  =      84.3205 GB/Sec
L2_BW_total  =      89.7640 GB/Sec
gpu_total_sim_rate=314026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61440
	L1I_total_cache_misses = 4096
	L1I_total_cache_miss_rate = 0.0667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 15360
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0833
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3936
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 15360
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 61440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
249, 250, 250, 250, 250, 250, 250, 250, 250, 249, 249, 250, 250, 250, 250, 250, 250, 250, 250, 250, 250, 250, 250, 250, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 3833856
gpgpu_n_tot_w_icount = 119808
gpgpu_n_stall_shd_mem = 149105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 131072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 491520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150305	W0_Idle:237737	W0_Scoreboard:102204	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:119808
single_issue_nums: WS0:51840	WS1:51824	
dual_issue_nums: WS0:4032	WS1:4040	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1097728 {40:16384,72:6144,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 589824 {72:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 107 
averagemflatency = 212 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 189 
avg_icnt2sh_latency = 15 
mrq_lat_table:86 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25779 	4346 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3306 	11994 	9712 	4750 	869 	262 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21189 	5151 	4138 	262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1538/41 = 37.512196
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2084
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       7507     14018    none      none        1283      1126      1256      1077    none      none      none      none      none      none      none      none  
dram[1]:      14095     15902    none      none        1040      1005       992       957    none      none      none      none      none      none      none      none  
dram[2]:      13556     13437    none      none        1298      1137      1263      1103    none      none      none      none      none      none      none      none  
dram[3]:      13132     14260    none      none        1017      1000       982       964    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1255      1163      1288      1068    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1001       985      1000       977    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1353      1176      1338      1068    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none        1016      1019      1005       983    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       372       679       417       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       400       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27530 n_nop=26998 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03807
n_activity=1570 dram_eff=0.6675
bk0: 8a 27482i bk1: 4a 27512i bk2: 0a 27532i bk3: 0a 27533i bk4: 64a 26307i bk5: 64a 26289i bk6: 64a 26359i bk7: 64a 26329i bk8: 0a 27526i bk9: 0a 27529i bk10: 0a 27529i bk11: 0a 27529i bk12: 0a 27530i bk13: 0a 27530i bk14: 0a 27530i bk15: 0a 27530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038068 
total_CMD = 27530 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 26038 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 27530 
n_nop = 26998 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.000291 
CoL_Bus_Util = 0.019034 
Either_Row_CoL_Bus_Util = 0.019324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.101780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10178
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27530 n_nop=27004 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03778
n_activity=1526 dram_eff=0.6815
bk0: 4a 27513i bk1: 4a 27513i bk2: 0a 27531i bk3: 0a 27532i bk4: 64a 26334i bk5: 64a 26315i bk6: 64a 26374i bk7: 64a 26346i bk8: 0a 27527i bk9: 0a 27527i bk10: 0a 27528i bk11: 0a 27529i bk12: 0a 27530i bk13: 0a 27531i bk14: 0a 27531i bk15: 0a 27531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037777 
total_CMD = 27530 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 26075 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 27530 
n_nop = 27004 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.018888 
Either_Row_CoL_Bus_Util = 0.019106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.073193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07319
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27530 n_nop=27004 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03778
n_activity=1528 dram_eff=0.6806
bk0: 4a 27513i bk1: 4a 27514i bk2: 0a 27532i bk3: 0a 27533i bk4: 64a 26358i bk5: 64a 26346i bk6: 64a 26448i bk7: 64a 26348i bk8: 0a 27526i bk9: 0a 27527i bk10: 0a 27529i bk11: 0a 27529i bk12: 0a 27529i bk13: 0a 27530i bk14: 0a 27530i bk15: 0a 27530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037777 
total_CMD = 27530 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 26063 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 27530 
n_nop = 27004 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.018888 
Either_Row_CoL_Bus_Util = 0.019106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.301526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27530 n_nop=27004 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03778
n_activity=1535 dram_eff=0.6775
bk0: 4a 27513i bk1: 4a 27513i bk2: 0a 27531i bk3: 0a 27531i bk4: 64a 26361i bk5: 64a 26352i bk6: 64a 26355i bk7: 64a 26334i bk8: 0a 27526i bk9: 0a 27528i bk10: 0a 27528i bk11: 0a 27528i bk12: 0a 27530i bk13: 0a 27531i bk14: 0a 27532i bk15: 0a 27532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037777 
total_CMD = 27530 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 26062 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 27530 
n_nop = 27004 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.018888 
Either_Row_CoL_Bus_Util = 0.019106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.836142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27530 n_nop=27014 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0372
n_activity=1556 dram_eff=0.6581
bk0: 0a 27531i bk1: 0a 27532i bk2: 0a 27533i bk3: 0a 27533i bk4: 64a 26682i bk5: 64a 26426i bk6: 64a 26409i bk7: 64a 26419i bk8: 0a 27526i bk9: 0a 27527i bk10: 0a 27528i bk11: 0a 27528i bk12: 0a 27528i bk13: 0a 27528i bk14: 0a 27531i bk15: 0a 27531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.866885
Bank_Level_Parallism_Col = 2.866710
Bank_Level_Parallism_Ready = 2.136719
write_to_read_ratio_blp_rw_average = 0.535511
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037196 
total_CMD = 27530 
util_bw = 1024 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 26002 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 27530 
n_nop = 27014 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.018598 
Either_Row_CoL_Bus_Util = 0.018743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.204286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27530 n_nop=27014 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0372
n_activity=1525 dram_eff=0.6715
bk0: 0a 27530i bk1: 0a 27531i bk2: 0a 27531i bk3: 0a 27531i bk4: 64a 26518i bk5: 64a 26481i bk6: 64a 26447i bk7: 64a 26442i bk8: 0a 27528i bk9: 0a 27529i bk10: 0a 27529i bk11: 0a 27530i bk12: 0a 27530i bk13: 0a 27530i bk14: 0a 27530i bk15: 0a 27530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037196 
total_CMD = 27530 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 26032 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 27530 
n_nop = 27014 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.018598 
Either_Row_CoL_Bus_Util = 0.018743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.962950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96295
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27530 n_nop=27026 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.03632
n_activity=1516 dram_eff=0.6596
bk0: 0a 27532i bk1: 0a 27533i bk2: 0a 27533i bk3: 0a 27534i bk4: 64a 26615i bk5: 64a 26547i bk6: 64a 26487i bk7: 64a 26474i bk8: 0a 27526i bk9: 0a 27527i bk10: 0a 27527i bk11: 0a 27527i bk12: 0a 27527i bk13: 0a 27528i bk14: 0a 27531i bk15: 0a 27531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036324 
total_CMD = 27530 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 26023 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 27530 
n_nop = 27026 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.018162 
Either_Row_CoL_Bus_Util = 0.018307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.802470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80247
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27530 n_nop=27016 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03705
n_activity=1492 dram_eff=0.6836
bk0: 0a 27530i bk1: 0a 27532i bk2: 0a 27534i bk3: 0a 27534i bk4: 64a 26511i bk5: 64a 26469i bk6: 64a 26400i bk7: 64a 26407i bk8: 0a 27527i bk9: 0a 27527i bk10: 0a 27527i bk11: 0a 27528i bk12: 0a 27528i bk13: 0a 27529i bk14: 0a 27530i bk15: 0a 27530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037050 
total_CMD = 27530 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 26073 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 27530 
n_nop = 27016 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.018525 
Either_Row_CoL_Bus_Util = 0.018671 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.103378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1960, Miss = 34, Miss_rate = 0.017, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[9]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[10]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 30900
L2_total_cache_misses = 521
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 664
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 140
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 140
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=47964
icnt_total_pkts_simt_to_mem=59572
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.658
	minimum = 6
	maximum = 177
Network latency average = 14.3572
	minimum = 6
	maximum = 122
Slowest packet = 59434
Flit latency average = 15.0784
	minimum = 6
	maximum = 120
Slowest flit = 103381
Fragmentation average = 0.0305176
	minimum = 0
	maximum = 37
Injected packet rate average = 0.0655885
	minimum = 0 (at node 36)
	maximum = 0.102482 (at node 8)
Accepted packet rate average = 0.0655885
	minimum = 0 (at node 36)
	maximum = 0.102482 (at node 8)
Injected flit rate average = 0.131177
	minimum = 0 (at node 36)
	maximum = 0.204964 (at node 8)
Accepted flit rate average= 0.131177
	minimum = 0 (at node 36)
	maximum = 0.204964 (at node 8)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2935 (8 samples)
	minimum = 6 (8 samples)
	maximum = 240.375 (8 samples)
Network latency average = 17.343 (8 samples)
	minimum = 6 (8 samples)
	maximum = 200.25 (8 samples)
Flit latency average = 17.6938 (8 samples)
	minimum = 6 (8 samples)
	maximum = 198.875 (8 samples)
Fragmentation average = 0.0589066 (8 samples)
	minimum = 0 (8 samples)
	maximum = 71.125 (8 samples)
Injected packet rate average = 0.0659142 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.107628 (8 samples)
Accepted packet rate average = 0.0659142 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.107628 (8 samples)
Injected flit rate average = 0.121863 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.221676 (8 samples)
Accepted flit rate average = 0.121863 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.205958 (8 samples)
Injected packet size average = 1.84882 (8 samples)
Accepted packet size average = 1.84882 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 314026 (inst/sec)
gpgpu_simulation_rate = 1475 (cycle/sec)
gpgpu_silicon_slowdown = 1089491x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coalesced         , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a90033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z24transposeNoBankConflictsPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z24transposeNoBankConflictsPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 1796
gpu_sim_insn = 573440
gpu_ipc =     319.2873
gpu_tot_sim_cycle = 19498
gpu_tot_sim_insn = 4341760
gpu_tot_ipc =     222.6772
gpu_tot_issued_cta = 576
gpu_occupancy = 35.4913% 
gpu_tot_occupancy = 32.8738% 
max_total_param_size = 0
gpu_stall_dramfull = 21586
gpu_stall_icnt2sh    = 37775
partiton_level_parallism =       1.1626
partiton_level_parallism_total  =       1.6919
partiton_level_parallism_util =       5.4517
partiton_level_parallism_util_total  =       4.3943
L2_BW  =      59.7847 GB/Sec
L2_BW_total  =      87.0025 GB/Sec
gpu_total_sim_rate=310125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70656
	L1I_total_cache_misses = 5098
	L1I_total_cache_miss_rate = 0.0722
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17408
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0735
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65558
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5098
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4898
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70656

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 576, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
285, 286, 286, 286, 286, 286, 286, 286, 286, 285, 285, 286, 286, 286, 286, 286, 286, 286, 286, 286, 286, 286, 286, 286, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 4407296
gpgpu_n_tot_w_icount = 137728
gpgpu_n_stall_shd_mem = 158082
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 23552
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 163840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 557056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8192
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:156472	W0_Idle:266333	W0_Scoreboard:116649	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:137728
single_issue_nums: WS0:60288	WS1:60272	
dual_issue_nums: WS0:4288	WS1:4296	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73728 {8:9216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1171456 {40:16384,72:7168,}
traffic_breakdown_coretomem[INST_ACC_R] = 1600 {8:200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 663552 {72:9216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188416 {8:23552,}
traffic_breakdown_memtocore[INST_ACC_R] = 27200 {136:200,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 107 
averagemflatency = 213 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 188 
avg_icnt2sh_latency = 16 
mrq_lat_table:88 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27142 	5031 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3455 	12591 	10776 	4960 	936 	263 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22238 	5537 	4674 	339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:       296       974         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1540/43 = 35.813953
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2092
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       8521     15872    none      none        1327      1166      1300      1118    none      none      none      none      none      none      none      none  
dram[1]:      16074     17916    none      none        1080      1048      1032      1000    none      none      none      none      none      none      none      none  
dram[2]:      15424     15110    none      none        1344      1179      1309      1147    none      none      none      none      none      none      none      none  
dram[3]:      14822     16123    none      none        1059      1044      1023      1009    none      none      none      none      none      none      none      none  
dram[4]:      15818     16020    none      none        1296      1203      1329      1109    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1043      1030      1041      1023    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1396      1219      1380      1111    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none        1058      1066      1048      1031    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       372       679       417       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       400       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30323 n_nop=29791 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03456
n_activity=1570 dram_eff=0.6675
bk0: 8a 30275i bk1: 4a 30305i bk2: 0a 30325i bk3: 0a 30326i bk4: 64a 29100i bk5: 64a 29082i bk6: 64a 29152i bk7: 64a 29122i bk8: 0a 30319i bk9: 0a 30322i bk10: 0a 30322i bk11: 0a 30322i bk12: 0a 30323i bk13: 0a 30323i bk14: 0a 30323i bk15: 0a 30323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034561 
total_CMD = 30323 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 28831 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 30323 
n_nop = 29791 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.017281 
Either_Row_CoL_Bus_Util = 0.017544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.908188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30323 n_nop=29797 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0343
n_activity=1526 dram_eff=0.6815
bk0: 4a 30306i bk1: 4a 30306i bk2: 0a 30324i bk3: 0a 30325i bk4: 64a 29127i bk5: 64a 29108i bk6: 64a 29167i bk7: 64a 29139i bk8: 0a 30320i bk9: 0a 30320i bk10: 0a 30321i bk11: 0a 30322i bk12: 0a 30323i bk13: 0a 30324i bk14: 0a 30324i bk15: 0a 30324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034297 
total_CMD = 30323 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 28868 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 30323 
n_nop = 29797 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.017149 
Either_Row_CoL_Bus_Util = 0.017347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.882235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88223
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30323 n_nop=29797 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0343
n_activity=1528 dram_eff=0.6806
bk0: 4a 30306i bk1: 4a 30307i bk2: 0a 30325i bk3: 0a 30326i bk4: 64a 29151i bk5: 64a 29139i bk6: 64a 29241i bk7: 64a 29141i bk8: 0a 30319i bk9: 0a 30320i bk10: 0a 30322i bk11: 0a 30322i bk12: 0a 30322i bk13: 0a 30323i bk14: 0a 30323i bk15: 0a 30323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034297 
total_CMD = 30323 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 28856 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 30323 
n_nop = 29797 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.017149 
Either_Row_CoL_Bus_Util = 0.017347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.089536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30323 n_nop=29797 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0343
n_activity=1535 dram_eff=0.6775
bk0: 4a 30306i bk1: 4a 30306i bk2: 0a 30324i bk3: 0a 30324i bk4: 64a 29154i bk5: 64a 29145i bk6: 64a 29148i bk7: 64a 29127i bk8: 0a 30319i bk9: 0a 30321i bk10: 0a 30321i bk11: 0a 30321i bk12: 0a 30323i bk13: 0a 30324i bk14: 0a 30325i bk15: 0a 30325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034297 
total_CMD = 30323 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 28855 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 30323 
n_nop = 29797 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.017149 
Either_Row_CoL_Bus_Util = 0.017347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.667018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30323 n_nop=29797 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0343
n_activity=1636 dram_eff=0.6357
bk0: 4a 30306i bk1: 4a 30306i bk2: 0a 30325i bk3: 0a 30325i bk4: 64a 29474i bk5: 64a 29218i bk6: 64a 29201i bk7: 64a 29211i bk8: 0a 30319i bk9: 0a 30320i bk10: 0a 30322i bk11: 0a 30322i bk12: 0a 30322i bk13: 0a 30322i bk14: 0a 30325i bk15: 0a 30325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.821497
Bank_Level_Parallism_Col = 2.823605
Bank_Level_Parallism_Ready = 2.119231
write_to_read_ratio_blp_rw_average = 0.523145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034297 
total_CMD = 30323 
util_bw = 1040 
Wasted_Col = 528 
Wasted_Row = 0 
Idle = 28755 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 30323 
n_nop = 29797 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.017149 
Either_Row_CoL_Bus_Util = 0.017347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.001253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30323 n_nop=29807 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03377
n_activity=1525 dram_eff=0.6715
bk0: 0a 30323i bk1: 0a 30324i bk2: 0a 30324i bk3: 0a 30324i bk4: 64a 29311i bk5: 64a 29274i bk6: 64a 29240i bk7: 64a 29235i bk8: 0a 30321i bk9: 0a 30322i bk10: 0a 30322i bk11: 0a 30323i bk12: 0a 30323i bk13: 0a 30323i bk14: 0a 30323i bk15: 0a 30323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033770 
total_CMD = 30323 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 28825 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 30323 
n_nop = 29807 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.016885 
Either_Row_CoL_Bus_Util = 0.017017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.782146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78215
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30323 n_nop=29819 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.03298
n_activity=1516 dram_eff=0.6596
bk0: 0a 30325i bk1: 0a 30326i bk2: 0a 30326i bk3: 0a 30327i bk4: 64a 29408i bk5: 64a 29340i bk6: 64a 29280i bk7: 64a 29267i bk8: 0a 30319i bk9: 0a 30320i bk10: 0a 30320i bk11: 0a 30320i bk12: 0a 30320i bk13: 0a 30321i bk14: 0a 30324i bk15: 0a 30324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032978 
total_CMD = 30323 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 28816 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 30323 
n_nop = 29819 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.016489 
Either_Row_CoL_Bus_Util = 0.016621 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.636448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63645
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30323 n_nop=29809 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03364
n_activity=1492 dram_eff=0.6836
bk0: 0a 30323i bk1: 0a 30325i bk2: 0a 30327i bk3: 0a 30327i bk4: 64a 29304i bk5: 64a 29262i bk6: 64a 29193i bk7: 64a 29200i bk8: 0a 30320i bk9: 0a 30320i bk10: 0a 30320i bk11: 0a 30321i bk12: 0a 30321i bk13: 0a 30322i bk14: 0a 30323i bk15: 0a 30323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033638 
total_CMD = 30323 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 28866 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 30323 
n_nop = 29809 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.016819 
Either_Row_CoL_Bus_Util = 0.016951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.909640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90964

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2088, Miss = 34, Miss_rate = 0.016, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 2
L2_cache_bank[9]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 47, Reservation_fails = 7
L2_cache_bank[10]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 32988
L2_total_cache_misses = 523
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 698
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22535
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 174
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 174
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23552
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 200
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.151
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=52260
icnt_total_pkts_simt_to_mem=63708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.6782
	minimum = 6
	maximum = 122
Network latency average = 18.4658
	minimum = 6
	maximum = 94
Slowest packet = 61813
Flit latency average = 18.343
	minimum = 6
	maximum = 92
Slowest flit = 112445
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0465033
	minimum = 0 (at node 36)
	maximum = 0.0824053 (at node 28)
Accepted packet rate average = 0.0465033
	minimum = 0 (at node 36)
	maximum = 0.0824053 (at node 28)
Injected flit rate average = 0.0938976
	minimum = 0 (at node 36)
	maximum = 0.198218 (at node 28)
Accepted flit rate average= 0.0938976
	minimum = 0 (at node 36)
	maximum = 0.153675 (at node 28)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.5585 (9 samples)
	minimum = 6 (9 samples)
	maximum = 227.222 (9 samples)
Network latency average = 17.4677 (9 samples)
	minimum = 6 (9 samples)
	maximum = 188.444 (9 samples)
Flit latency average = 17.7659 (9 samples)
	minimum = 6 (9 samples)
	maximum = 187 (9 samples)
Fragmentation average = 0.0523614 (9 samples)
	minimum = 0 (9 samples)
	maximum = 63.2222 (9 samples)
Injected packet rate average = 0.0637574 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.104825 (9 samples)
Accepted packet rate average = 0.0637574 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.104825 (9 samples)
Injected flit rate average = 0.118756 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.21907 (9 samples)
Accepted flit rate average = 0.118756 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.200149 (9 samples)
Injected packet size average = 1.86262 (9 samples)
Accepted packet size average = 1.86262 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 310125 (inst/sec)
gpgpu_simulation_rate = 1392 (cycle/sec)
gpgpu_silicon_slowdown = 1154454x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a90033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 1160
gpu_sim_insn = 573440
gpu_ipc =     494.3448
gpu_tot_sim_cycle = 20658
gpu_tot_sim_insn = 4915200
gpu_tot_ipc =     237.9320
gpu_tot_issued_cta = 640
gpu_occupancy = 34.1794% 
gpu_tot_occupancy = 32.9474% 
max_total_param_size = 0
gpu_stall_dramfull = 23131
gpu_stall_icnt2sh    = 41286
partiton_level_parallism =       1.7655
partiton_level_parallism_total  =       1.6960
partiton_level_parallism_util =       4.6651
partiton_level_parallism_util_total  =       4.4093
L2_BW  =      90.7900 GB/Sec
L2_BW_total  =      87.2152 GB/Sec
gpu_total_sim_rate=327680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79872
	L1I_total_cache_misses = 5098
	L1I_total_cache_miss_rate = 0.0638
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19456
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0658
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74774
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5098
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4898
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 79872

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
321, 322, 322, 322, 322, 322, 322, 322, 322, 321, 321, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 4980736
gpgpu_n_tot_w_icount = 155648
gpgpu_n_stall_shd_mem = 166077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10240
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 163840
gpgpu_n_store_insn = 163840
gpgpu_n_shmem_insn = 196608
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:162564	W0_Idle:275624	W0_Scoreboard:123834	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:68736	WS1:68720	
dual_issue_nums: WS0:4544	WS1:4552	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81920 {8:10240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245184 {40:16384,72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1600 {8:200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737280 {72:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
traffic_breakdown_memtocore[INST_ACC_R] = 27200 {136:200,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 107 
averagemflatency = 212 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 188 
avg_icnt2sh_latency = 16 
mrq_lat_table:88 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29101 	5120 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4167 	13244 	11201 	5190 	964 	263 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23296 	6223 	4978 	339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       271       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:       296       974         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1540/43 = 35.813953
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2092
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       9316     17489    none      none        1380      1213      1359      1161    none      none      none      none      none      none      none      none  
dram[1]:      17645     19369    none      none        1118      1088      1071      1039    none      none      none      none      none      none      none      none  
dram[2]:      16915     16557    none      none        1397      1221      1369      1191    none      none      none      none      none      none      none      none  
dram[3]:      16298     17461    none      none        1098      1085      1062      1049    none      none      none      none      none      none      none      none  
dram[4]:      17423     17659    none      none        1345      1247      1383      1150    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1082      1069      1081      1062    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1453      1262      1433      1154    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none        1098      1107      1088      1070    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       372       679       417       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       400       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32127 n_nop=31595 n_act=7 n_pre=1 n_ref_event=0 n_req=195 n_rd=12 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03262
n_activity=1570 dram_eff=0.6675
bk0: 8a 32079i bk1: 4a 32109i bk2: 0a 32129i bk3: 0a 32130i bk4: 64a 30904i bk5: 64a 30886i bk6: 64a 30956i bk7: 64a 30926i bk8: 0a 32123i bk9: 0a 32126i bk10: 0a 32126i bk11: 0a 32126i bk12: 0a 32127i bk13: 0a 32127i bk14: 0a 32127i bk15: 0a 32127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964103
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.426362
Bank_Level_Parallism_Col = 3.451701
Bank_Level_Parallism_Ready = 2.400763
write_to_read_ratio_blp_rw_average = 0.518197
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032621 
total_CMD = 32127 
util_bw = 1048 
Wasted_Col = 432 
Wasted_Row = 12 
Idle = 30635 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 32127 
n_nop = 31595 
Read = 12 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 195 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.000249 
CoL_Bus_Util = 0.016310 
Either_Row_CoL_Bus_Util = 0.016559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.801040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32127 n_nop=31601 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03237
n_activity=1526 dram_eff=0.6815
bk0: 4a 32110i bk1: 4a 32110i bk2: 0a 32128i bk3: 0a 32129i bk4: 64a 30931i bk5: 64a 30912i bk6: 64a 30971i bk7: 64a 30943i bk8: 0a 32124i bk9: 0a 32124i bk10: 0a 32125i bk11: 0a 32126i bk12: 0a 32127i bk13: 0a 32128i bk14: 0a 32128i bk15: 0a 32128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032372 
total_CMD = 32127 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 30672 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 32127 
n_nop = 31601 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.016186 
Either_Row_CoL_Bus_Util = 0.016373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.776543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77654
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32127 n_nop=31601 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03237
n_activity=1528 dram_eff=0.6806
bk0: 4a 32110i bk1: 4a 32111i bk2: 0a 32129i bk3: 0a 32130i bk4: 64a 30955i bk5: 64a 30943i bk6: 64a 31045i bk7: 64a 30945i bk8: 0a 32123i bk9: 0a 32124i bk10: 0a 32126i bk11: 0a 32126i bk12: 0a 32126i bk13: 0a 32127i bk14: 0a 32127i bk15: 0a 32127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032372 
total_CMD = 32127 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 30660 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 32127 
n_nop = 31601 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.016186 
Either_Row_CoL_Bus_Util = 0.016373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.972204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9722
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32127 n_nop=31601 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03237
n_activity=1535 dram_eff=0.6775
bk0: 4a 32110i bk1: 4a 32110i bk2: 0a 32128i bk3: 0a 32128i bk4: 64a 30958i bk5: 64a 30949i bk6: 64a 30952i bk7: 64a 30931i bk8: 0a 32123i bk9: 0a 32125i bk10: 0a 32125i bk11: 0a 32125i bk12: 0a 32127i bk13: 0a 32128i bk14: 0a 32129i bk15: 0a 32129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032372 
total_CMD = 32127 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 30659 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 32127 
n_nop = 31601 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.016186 
Either_Row_CoL_Bus_Util = 0.016373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.573412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57341
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32127 n_nop=31601 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03237
n_activity=1636 dram_eff=0.6357
bk0: 4a 32110i bk1: 4a 32110i bk2: 0a 32129i bk3: 0a 32129i bk4: 64a 31278i bk5: 64a 31022i bk6: 64a 31005i bk7: 64a 31015i bk8: 0a 32123i bk9: 0a 32124i bk10: 0a 32126i bk11: 0a 32126i bk12: 0a 32126i bk13: 0a 32126i bk14: 0a 32129i bk15: 0a 32129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.821497
Bank_Level_Parallism_Col = 2.823605
Bank_Level_Parallism_Ready = 2.119231
write_to_read_ratio_blp_rw_average = 0.523145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032372 
total_CMD = 32127 
util_bw = 1040 
Wasted_Col = 528 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 32127 
n_nop = 31601 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.016186 
Either_Row_CoL_Bus_Util = 0.016373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.888878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32127 n_nop=31611 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03187
n_activity=1525 dram_eff=0.6715
bk0: 0a 32127i bk1: 0a 32128i bk2: 0a 32128i bk3: 0a 32128i bk4: 64a 31115i bk5: 64a 31078i bk6: 64a 31044i bk7: 64a 31039i bk8: 0a 32125i bk9: 0a 32126i bk10: 0a 32126i bk11: 0a 32127i bk12: 0a 32127i bk13: 0a 32127i bk14: 0a 32127i bk15: 0a 32127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031874 
total_CMD = 32127 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 30629 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 32127 
n_nop = 31611 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.015937 
Either_Row_CoL_Bus_Util = 0.016061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.682074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32127 n_nop=31623 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.03113
n_activity=1516 dram_eff=0.6596
bk0: 0a 32129i bk1: 0a 32130i bk2: 0a 32130i bk3: 0a 32131i bk4: 64a 31212i bk5: 64a 31144i bk6: 64a 31084i bk7: 64a 31071i bk8: 0a 32123i bk9: 0a 32124i bk10: 0a 32124i bk11: 0a 32124i bk12: 0a 32124i bk13: 0a 32125i bk14: 0a 32128i bk15: 0a 32128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031126 
total_CMD = 32127 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 30620 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 32127 
n_nop = 31623 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.015563 
Either_Row_CoL_Bus_Util = 0.015688 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.544558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54456
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32127 n_nop=31613 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03175
n_activity=1492 dram_eff=0.6836
bk0: 0a 32127i bk1: 0a 32129i bk2: 0a 32131i bk3: 0a 32131i bk4: 64a 31108i bk5: 64a 31066i bk6: 64a 30997i bk7: 64a 31004i bk8: 0a 32124i bk9: 0a 32124i bk10: 0a 32124i bk11: 0a 32125i bk12: 0a 32125i bk13: 0a 32126i bk14: 0a 32127i bk15: 0a 32127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.110117
Bank_Level_Parallism_Col = 3.111647
Bank_Level_Parallism_Ready = 2.143137
write_to_read_ratio_blp_rw_average = 0.515794
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031749 
total_CMD = 32127 
util_bw = 1020 
Wasted_Col = 437 
Wasted_Row = 0 
Idle = 30670 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 32127 
n_nop = 31613 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.015874 
Either_Row_CoL_Bus_Util = 0.015999 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.802409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80241

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2216, Miss = 34, Miss_rate = 0.015, Pending_hits = 70, Reservation_fails = 1
L2_cache_bank[1]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 2
L2_cache_bank[9]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 47, Reservation_fails = 7
L2_cache_bank[10]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[15]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 31, Reservation_fails = 3
L2_total_cache_accesses = 35036
L2_total_cache_misses = 523
L2_total_cache_miss_rate = 0.0149
L2_total_cache_pending_hits = 698
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 174
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 174
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 200
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.155
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=56356
icnt_total_pkts_simt_to_mem=67804
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.7686
	minimum = 6
	maximum = 201
Network latency average = 15.6357
	minimum = 6
	maximum = 145
Slowest packet = 67610
Flit latency average = 16.4639
	minimum = 6
	maximum = 143
Slowest flit = 119090
Fragmentation average = 0.078125
	minimum = 0
	maximum = 75
Injected packet rate average = 0.0706207
	minimum = 0 (at node 36)
	maximum = 0.110345 (at node 16)
Accepted packet rate average = 0.0706207
	minimum = 0 (at node 36)
	maximum = 0.110345 (at node 16)
Injected flit rate average = 0.141241
	minimum = 0 (at node 36)
	maximum = 0.22069 (at node 16)
Accepted flit rate average= 0.141241
	minimum = 0 (at node 36)
	maximum = 0.22069 (at node 16)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0795 (10 samples)
	minimum = 6 (10 samples)
	maximum = 224.6 (10 samples)
Network latency average = 17.2845 (10 samples)
	minimum = 6 (10 samples)
	maximum = 184.1 (10 samples)
Flit latency average = 17.6357 (10 samples)
	minimum = 6 (10 samples)
	maximum = 182.6 (10 samples)
Fragmentation average = 0.0549378 (10 samples)
	minimum = 0 (10 samples)
	maximum = 64.4 (10 samples)
Injected packet rate average = 0.0644437 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.105377 (10 samples)
Accepted packet rate average = 0.0644437 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.105377 (10 samples)
Injected flit rate average = 0.121004 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.219232 (10 samples)
Accepted flit rate average = 0.121004 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.202203 (10 samples)
Injected packet size average = 1.87768 (10 samples)
Accepted packet size average = 1.87768 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 327680 (inst/sec)
gpgpu_simulation_rate = 1377 (cycle/sec)
gpgpu_silicon_slowdown = 1167029x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose optimized         , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a90038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22transposeCoarseGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22transposeCoarseGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 2079
gpu_sim_insn = 524288
gpu_ipc =     252.1828
gpu_tot_sim_cycle = 22737
gpu_tot_sim_insn = 5439488
gpu_tot_ipc =     239.2351
gpu_tot_issued_cta = 704
gpu_occupancy = 36.0572% 
gpu_tot_occupancy = 33.2514% 
max_total_param_size = 0
gpu_stall_dramfull = 26659
gpu_stall_icnt2sh    = 46363
partiton_level_parallism =       1.0139
partiton_level_parallism_total  =       1.6336
partiton_level_parallism_util =       5.3367
partiton_level_parallism_util_total  =       4.4532
L2_BW  =      52.1413 GB/Sec
L2_BW_total  =      84.0081 GB/Sec
gpu_total_sim_rate=319969

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88064
	L1I_total_cache_misses = 6608
	L1I_total_cache_miss_rate = 0.0750
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0595
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81456
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6608
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6348
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 88064

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
355, 356, 356, 356, 356, 356, 356, 356, 356, 355, 355, 356, 356, 356, 356, 357, 356, 356, 356, 356, 356, 356, 356, 356, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 5505024
gpgpu_n_tot_w_icount = 172032
gpgpu_n_stall_shd_mem = 175785
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11264
gpgpu_n_mem_write_global = 25600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 180224
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 229376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10240
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:170256	W0_Idle:313521	W0_Scoreboard:139726	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:172032
single_issue_nums: WS0:75844	WS1:75826	
dual_issue_nums: WS0:5086	WS1:5095	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90112 {8:11264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1318912 {40:16384,72:9216,}
traffic_breakdown_coretomem[INST_ACC_R] = 2080 {8:260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 811008 {72:11264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 204800 {8:25600,}
traffic_breakdown_memtocore[INST_ACC_R] = 35360 {136:260,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 108 
averagemflatency = 213 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 188 
avg_icnt2sh_latency = 16 
mrq_lat_table:91 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30508 	5761 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4332 	13777 	12296 	5501 	968 	263 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24347 	6666 	5474 	397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       733       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:       296       974         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:       233       578         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1543/46 = 33.543480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2104
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       6773     19134    none      none        1426      1253      1403      1203    none      none      none      none      none      none      none      none  
dram[1]:      19602     21524    none      none        1159      1128      1112      1081    none      none      none      none      none      none      none      none  
dram[2]:      18512     18130    none      none        1446      1263      1415      1237    none      none      none      none      none      none      none      none  
dram[3]:      18137     19423    none      none        1140      1126      1104      1093    none      none      none      none      none      none      none      none  
dram[4]:      19227     19487    none      none        1388      1288      1424      1194    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1124      1111      1122      1109    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1500      1307      1475      1199    none      none      none      none      none      none      none      none  
dram[7]:      19535     20417    none      none        1142      1151      1132      1119    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       372       679       422       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       400       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35360 n_nop=34822 n_act=8 n_pre=2 n_ref_event=0 n_req=196 n_rd=16 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02986
n_activity=1622 dram_eff=0.651
bk0: 12a 35282i bk1: 4a 35341i bk2: 0a 35361i bk3: 0a 35362i bk4: 64a 34137i bk5: 64a 34119i bk6: 64a 34189i bk7: 64a 34159i bk8: 0a 35356i bk9: 0a 35359i bk10: 0a 35359i bk11: 0a 35359i bk12: 0a 35360i bk13: 0a 35360i bk14: 0a 35361i bk15: 0a 35361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376812
Bank_Level_Parallism_Col = 3.422043
Bank_Level_Parallism_Ready = 2.390152
write_to_read_ratio_blp_rw_average = 0.511929
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029864 
total_CMD = 35360 
util_bw = 1056 
Wasted_Col = 444 
Wasted_Row = 24 
Idle = 33836 

BW Util Bottlenecks: 
RCDc_limit = 51 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 35360 
n_nop = 34822 
Read = 16 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 196 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 528 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.014932 
Either_Row_CoL_Bus_Util = 0.015215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.636369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35360 n_nop=34834 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02941
n_activity=1526 dram_eff=0.6815
bk0: 4a 35343i bk1: 4a 35343i bk2: 0a 35361i bk3: 0a 35362i bk4: 64a 34164i bk5: 64a 34145i bk6: 64a 34204i bk7: 64a 34176i bk8: 0a 35357i bk9: 0a 35357i bk10: 0a 35358i bk11: 0a 35359i bk12: 0a 35360i bk13: 0a 35361i bk14: 0a 35361i bk15: 0a 35361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029412 
total_CMD = 35360 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 33905 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 35360 
n_nop = 34834 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.014706 
Either_Row_CoL_Bus_Util = 0.014876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.614112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61411
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35360 n_nop=34834 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02941
n_activity=1528 dram_eff=0.6806
bk0: 4a 35343i bk1: 4a 35344i bk2: 0a 35362i bk3: 0a 35363i bk4: 64a 34188i bk5: 64a 34176i bk6: 64a 34278i bk7: 64a 34178i bk8: 0a 35356i bk9: 0a 35357i bk10: 0a 35359i bk11: 0a 35359i bk12: 0a 35359i bk13: 0a 35360i bk14: 0a 35360i bk15: 0a 35360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029412 
total_CMD = 35360 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 33893 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 35360 
n_nop = 34834 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.014706 
Either_Row_CoL_Bus_Util = 0.014876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.791883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35360 n_nop=34834 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02941
n_activity=1535 dram_eff=0.6775
bk0: 4a 35343i bk1: 4a 35343i bk2: 0a 35361i bk3: 0a 35361i bk4: 64a 34191i bk5: 64a 34182i bk6: 64a 34185i bk7: 64a 34164i bk8: 0a 35356i bk9: 0a 35358i bk10: 0a 35358i bk11: 0a 35358i bk12: 0a 35360i bk13: 0a 35361i bk14: 0a 35362i bk15: 0a 35362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029412 
total_CMD = 35360 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 33892 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 35360 
n_nop = 34834 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.014706 
Either_Row_CoL_Bus_Util = 0.014876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.429553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42955
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35360 n_nop=34834 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02941
n_activity=1636 dram_eff=0.6357
bk0: 4a 35343i bk1: 4a 35343i bk2: 0a 35362i bk3: 0a 35362i bk4: 64a 34511i bk5: 64a 34255i bk6: 64a 34238i bk7: 64a 34248i bk8: 0a 35356i bk9: 0a 35357i bk10: 0a 35359i bk11: 0a 35359i bk12: 0a 35359i bk13: 0a 35359i bk14: 0a 35362i bk15: 0a 35362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.821497
Bank_Level_Parallism_Col = 2.823605
Bank_Level_Parallism_Ready = 2.119231
write_to_read_ratio_blp_rw_average = 0.523145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029412 
total_CMD = 35360 
util_bw = 1040 
Wasted_Col = 528 
Wasted_Row = 0 
Idle = 33792 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 35360 
n_nop = 34834 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.014706 
Either_Row_CoL_Bus_Util = 0.014876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.716177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71618
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35360 n_nop=34844 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02896
n_activity=1525 dram_eff=0.6715
bk0: 0a 35360i bk1: 0a 35361i bk2: 0a 35361i bk3: 0a 35361i bk4: 64a 34348i bk5: 64a 34311i bk6: 64a 34277i bk7: 64a 34272i bk8: 0a 35358i bk9: 0a 35359i bk10: 0a 35359i bk11: 0a 35360i bk12: 0a 35360i bk13: 0a 35360i bk14: 0a 35360i bk15: 0a 35360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028959 
total_CMD = 35360 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 33862 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 35360 
n_nop = 34844 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.014480 
Either_Row_CoL_Bus_Util = 0.014593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.528280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52828
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35360 n_nop=34856 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.02828
n_activity=1516 dram_eff=0.6596
bk0: 0a 35362i bk1: 0a 35363i bk2: 0a 35363i bk3: 0a 35364i bk4: 64a 34445i bk5: 64a 34377i bk6: 64a 34317i bk7: 64a 34304i bk8: 0a 35356i bk9: 0a 35357i bk10: 0a 35357i bk11: 0a 35357i bk12: 0a 35357i bk13: 0a 35358i bk14: 0a 35361i bk15: 0a 35361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028281 
total_CMD = 35360 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 33853 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 35360 
n_nop = 34856 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.014140 
Either_Row_CoL_Bus_Util = 0.014253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.403337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40334
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35360 n_nop=34836 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.0293
n_activity=1572 dram_eff=0.659
bk0: 4a 35342i bk1: 4a 35343i bk2: 0a 35363i bk3: 0a 35363i bk4: 64a 34340i bk5: 64a 34298i bk6: 64a 34230i bk7: 64a 34237i bk8: 0a 35357i bk9: 0a 35357i bk10: 0a 35357i bk11: 0a 35358i bk12: 0a 35359i bk13: 0a 35360i bk14: 0a 35361i bk15: 0a 35361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.056338
Bank_Level_Parallism_Col = 3.060524
Bank_Level_Parallism_Ready = 2.125483
write_to_read_ratio_blp_rw_average = 0.503306
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029299 
total_CMD = 35360 
util_bw = 1036 
Wasted_Col = 461 
Wasted_Row = 0 
Idle = 33863 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 35360 
n_nop = 34836 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.014649 
Either_Row_CoL_Bus_Util = 0.014819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.637613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63761

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2364, Miss = 35, Miss_rate = 0.015, Pending_hits = 87, Reservation_fails = 1
L2_cache_bank[1]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 2
L2_cache_bank[9]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 47, Reservation_fails = 7
L2_cache_bank[10]: Access = 2304, Miss = 32, Miss_rate = 0.014, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 2304, Miss = 32, Miss_rate = 0.014, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 2304, Miss = 32, Miss_rate = 0.014, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 2304, Miss = 32, Miss_rate = 0.014, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 1
L2_cache_bank[15]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 50, Reservation_fails = 3
L2_total_cache_accesses = 37144
L2_total_cache_misses = 526
L2_total_cache_miss_rate = 0.0142
L2_total_cache_pending_hits = 753
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24583
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 229
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 229
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11264
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 260
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=60752
icnt_total_pkts_simt_to_mem=71960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.6022
	minimum = 6
	maximum = 116
Network latency average = 18.7944
	minimum = 6
	maximum = 102
Slowest packet = 70091
Flit latency average = 18.3635
	minimum = 6
	maximum = 100
Slowest flit = 128890
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.040558
	minimum = 0 (at node 36)
	maximum = 0.0711881 (at node 20)
Accepted packet rate average = 0.040558
	minimum = 0 (at node 36)
	maximum = 0.0711881 (at node 20)
Injected flit rate average = 0.0822703
	minimum = 0 (at node 36)
	maximum = 0.171236 (at node 20)
Accepted flit rate average= 0.0822703
	minimum = 0 (at node 36)
	maximum = 0.132756 (at node 20)
Injected packet length average = 2.02846
Accepted packet length average = 2.02846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.3997 (11 samples)
	minimum = 6 (11 samples)
	maximum = 214.727 (11 samples)
Network latency average = 17.4218 (11 samples)
	minimum = 6 (11 samples)
	maximum = 176.636 (11 samples)
Flit latency average = 17.7019 (11 samples)
	minimum = 6 (11 samples)
	maximum = 175.091 (11 samples)
Fragmentation average = 0.0499435 (11 samples)
	minimum = 0 (11 samples)
	maximum = 58.5455 (11 samples)
Injected packet rate average = 0.0622723 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.102269 (11 samples)
Accepted packet rate average = 0.0622723 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.102269 (11 samples)
Injected flit rate average = 0.117483 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.214869 (11 samples)
Accepted flit rate average = 0.117483 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.19589 (11 samples)
Injected packet size average = 1.8866 (11 samples)
Accepted packet size average = 1.8866 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 319969 (inst/sec)
gpgpu_simulation_rate = 1337 (cycle/sec)
gpgpu_silicon_slowdown = 1201944x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a90038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 1186
gpu_sim_insn = 524288
gpu_ipc =     442.0641
gpu_tot_sim_cycle = 23923
gpu_tot_sim_insn = 5963776
gpu_tot_ipc =     249.2905
gpu_tot_issued_cta = 768
gpu_occupancy = 33.7936% 
gpu_tot_occupancy = 33.2780% 
max_total_param_size = 0
gpu_stall_dramfull = 27945
gpu_stall_icnt2sh    = 49940
partiton_level_parallism =       1.7268
partiton_level_parallism_total  =       1.6383
partiton_level_parallism_util =       4.6126
partiton_level_parallism_util_total  =       4.4612
L2_BW  =      88.7996 GB/Sec
L2_BW_total  =      84.2457 GB/Sec
gpu_total_sim_rate=331320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 96256
	L1I_total_cache_misses = 6608
	L1I_total_cache_miss_rate = 0.0687
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23552
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0543
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 89648
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6608
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6348
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 96256

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
389, 390, 390, 390, 390, 390, 391, 390, 390, 389, 389, 390, 390, 391, 391, 392, 390, 390, 390, 390, 390, 390, 390, 391, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 6029312
gpgpu_n_tot_w_icount = 188416
gpgpu_n_stall_shd_mem = 184469
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 26624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 196608
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 262144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 753664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26624
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:177857	W0_Idle:323374	W0_Scoreboard:147559	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:188416
single_issue_nums: WS0:82762	WS1:82734	
dual_issue_nums: WS0:5723	WS1:5737	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98304 {8:12288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1392640 {40:16384,72:10240,}
traffic_breakdown_coretomem[INST_ACC_R] = 2080 {8:260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 884736 {72:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 212992 {8:26624,}
traffic_breakdown_memtocore[INST_ACC_R] = 35360 {136:260,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 108 
averagemflatency = 212 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 188 
avg_icnt2sh_latency = 16 
mrq_lat_table:91 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32504 	5813 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5175 	14318 	12643 	5786 	1000 	263 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	25381 	7329 	5825 	397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       733       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:       296       974         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:       233       578         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1543/46 = 33.543480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2104
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       7290     20698    none      none        1483      1301      1461      1245    none      none      none      none      none      none      none      none  
dram[1]:      21143     23126    none      none        1200      1166      1151      1120    none      none      none      none      none      none      none      none  
dram[2]:      19971     19588    none      none        1501      1309      1471      1282    none      none      none      none      none      none      none      none  
dram[3]:      19584     20927    none      none        1182      1165      1144      1132    none      none      none      none      none      none      none      none  
dram[4]:      20802     21030    none      none        1439      1333      1478      1241    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1166      1150      1162      1148    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1556      1358      1527      1248    none      none      none      none      none      none      none      none  
dram[7]:      21025     21878    none      none        1185      1190      1172      1159    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       372       679       422       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       400       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37204 n_nop=36666 n_act=8 n_pre=2 n_ref_event=0 n_req=196 n_rd=16 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02838
n_activity=1622 dram_eff=0.651
bk0: 12a 37126i bk1: 4a 37185i bk2: 0a 37205i bk3: 0a 37206i bk4: 64a 35981i bk5: 64a 35963i bk6: 64a 36033i bk7: 64a 36003i bk8: 0a 37200i bk9: 0a 37203i bk10: 0a 37203i bk11: 0a 37203i bk12: 0a 37204i bk13: 0a 37204i bk14: 0a 37205i bk15: 0a 37205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376812
Bank_Level_Parallism_Col = 3.422043
Bank_Level_Parallism_Ready = 2.390152
write_to_read_ratio_blp_rw_average = 0.511929
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028384 
total_CMD = 37204 
util_bw = 1056 
Wasted_Col = 444 
Wasted_Row = 24 
Idle = 35680 

BW Util Bottlenecks: 
RCDc_limit = 51 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 37204 
n_nop = 36666 
Read = 16 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 196 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 528 
Row_Bus_Util =  0.000269 
CoL_Bus_Util = 0.014192 
Either_Row_CoL_Bus_Util = 0.014461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.555263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55526
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37204 n_nop=36678 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02795
n_activity=1526 dram_eff=0.6815
bk0: 4a 37187i bk1: 4a 37187i bk2: 0a 37205i bk3: 0a 37206i bk4: 64a 36008i bk5: 64a 35989i bk6: 64a 36048i bk7: 64a 36020i bk8: 0a 37201i bk9: 0a 37201i bk10: 0a 37202i bk11: 0a 37203i bk12: 0a 37204i bk13: 0a 37205i bk14: 0a 37205i bk15: 0a 37205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027954 
total_CMD = 37204 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 35749 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 37204 
n_nop = 36678 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.013977 
Either_Row_CoL_Bus_Util = 0.014138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.534109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53411
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37204 n_nop=36678 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02795
n_activity=1528 dram_eff=0.6806
bk0: 4a 37187i bk1: 4a 37188i bk2: 0a 37206i bk3: 0a 37207i bk4: 64a 36032i bk5: 64a 36020i bk6: 64a 36122i bk7: 64a 36022i bk8: 0a 37200i bk9: 0a 37201i bk10: 0a 37203i bk11: 0a 37203i bk12: 0a 37203i bk13: 0a 37204i bk14: 0a 37204i bk15: 0a 37204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027954 
total_CMD = 37204 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 35737 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 37204 
n_nop = 36678 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.013977 
Either_Row_CoL_Bus_Util = 0.014138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.703070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37204 n_nop=36678 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02795
n_activity=1535 dram_eff=0.6775
bk0: 4a 37187i bk1: 4a 37187i bk2: 0a 37205i bk3: 0a 37205i bk4: 64a 36035i bk5: 64a 36026i bk6: 64a 36029i bk7: 64a 36008i bk8: 0a 37200i bk9: 0a 37202i bk10: 0a 37202i bk11: 0a 37202i bk12: 0a 37204i bk13: 0a 37205i bk14: 0a 37206i bk15: 0a 37206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027954 
total_CMD = 37204 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 35736 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 37204 
n_nop = 36678 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.013977 
Either_Row_CoL_Bus_Util = 0.014138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.358698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37204 n_nop=36678 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02795
n_activity=1636 dram_eff=0.6357
bk0: 4a 37187i bk1: 4a 37187i bk2: 0a 37206i bk3: 0a 37206i bk4: 64a 36355i bk5: 64a 36099i bk6: 64a 36082i bk7: 64a 36092i bk8: 0a 37200i bk9: 0a 37201i bk10: 0a 37203i bk11: 0a 37203i bk12: 0a 37203i bk13: 0a 37203i bk14: 0a 37206i bk15: 0a 37206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.821497
Bank_Level_Parallism_Col = 2.823605
Bank_Level_Parallism_Ready = 2.119231
write_to_read_ratio_blp_rw_average = 0.523145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027954 
total_CMD = 37204 
util_bw = 1040 
Wasted_Col = 528 
Wasted_Row = 0 
Idle = 35636 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 37204 
n_nop = 36678 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.013977 
Either_Row_CoL_Bus_Util = 0.014138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.631115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37204 n_nop=36688 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02752
n_activity=1525 dram_eff=0.6715
bk0: 0a 37204i bk1: 0a 37205i bk2: 0a 37205i bk3: 0a 37205i bk4: 64a 36192i bk5: 64a 36155i bk6: 64a 36121i bk7: 64a 36116i bk8: 0a 37202i bk9: 0a 37203i bk10: 0a 37203i bk11: 0a 37204i bk12: 0a 37204i bk13: 0a 37204i bk14: 0a 37204i bk15: 0a 37204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027524 
total_CMD = 37204 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 35706 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 37204 
n_nop = 36688 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.013762 
Either_Row_CoL_Bus_Util = 0.013869 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.452532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37204 n_nop=36700 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=0 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.02688
n_activity=1516 dram_eff=0.6596
bk0: 0a 37206i bk1: 0a 37207i bk2: 0a 37207i bk3: 0a 37208i bk4: 64a 36289i bk5: 64a 36221i bk6: 64a 36161i bk7: 64a 36148i bk8: 0a 37200i bk9: 0a 37201i bk10: 0a 37201i bk11: 0a 37201i bk12: 0a 37201i bk13: 0a 37202i bk14: 0a 37205i bk15: 0a 37205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.773572
Bank_Level_Parallism_Col = 2.771429
Bank_Level_Parallism_Ready = 2.048000
write_to_read_ratio_blp_rw_average = 0.527796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026879 
total_CMD = 37204 
util_bw = 1000 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 35697 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 37204 
n_nop = 36700 
Read = 0 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 500 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.013439 
Either_Row_CoL_Bus_Util = 0.013547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.333781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33378
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37204 n_nop=36680 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02785
n_activity=1572 dram_eff=0.659
bk0: 4a 37186i bk1: 4a 37187i bk2: 0a 37207i bk3: 0a 37207i bk4: 64a 36184i bk5: 64a 36142i bk6: 64a 36074i bk7: 64a 36081i bk8: 0a 37201i bk9: 0a 37201i bk10: 0a 37201i bk11: 0a 37202i bk12: 0a 37203i bk13: 0a 37204i bk14: 0a 37205i bk15: 0a 37205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.056338
Bank_Level_Parallism_Col = 3.060524
Bank_Level_Parallism_Ready = 2.125483
write_to_read_ratio_blp_rw_average = 0.503306
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027846 
total_CMD = 37204 
util_bw = 1036 
Wasted_Col = 461 
Wasted_Row = 0 
Idle = 35707 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 37204 
n_nop = 36680 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.013923 
Either_Row_CoL_Bus_Util = 0.014085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.556446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55645

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2492, Miss = 35, Miss_rate = 0.014, Pending_hits = 87, Reservation_fails = 1
L2_cache_bank[1]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 2
L2_cache_bank[9]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 47, Reservation_fails = 7
L2_cache_bank[10]: Access = 2432, Miss = 32, Miss_rate = 0.013, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 2432, Miss = 32, Miss_rate = 0.013, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 2432, Miss = 32, Miss_rate = 0.013, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 2432, Miss = 32, Miss_rate = 0.013, Pending_hits = 29, Reservation_fails = 4
L2_cache_bank[14]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 1
L2_cache_bank[15]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 50, Reservation_fails = 3
L2_total_cache_accesses = 39192
L2_total_cache_misses = 526
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 753
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25607
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 229
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 229
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 260
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.155
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=64848
icnt_total_pkts_simt_to_mem=76056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.2991
	minimum = 6
	maximum = 153
Network latency average = 15.8005
	minimum = 6
	maximum = 133
Slowest packet = 75845
Flit latency average = 17.0593
	minimum = 6
	maximum = 131
Slowest flit = 135620
Fragmentation average = 0.0776367
	minimum = 0
	maximum = 69
Injected packet rate average = 0.0690725
	minimum = 0 (at node 36)
	maximum = 0.107926 (at node 4)
Accepted packet rate average = 0.0690725
	minimum = 0 (at node 36)
	maximum = 0.107926 (at node 4)
Injected flit rate average = 0.138145
	minimum = 0 (at node 36)
	maximum = 0.215852 (at node 4)
Accepted flit rate average= 0.138145
	minimum = 0 (at node 36)
	maximum = 0.215852 (at node 4)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.058 (12 samples)
	minimum = 6 (12 samples)
	maximum = 209.583 (12 samples)
Network latency average = 17.2867 (12 samples)
	minimum = 6 (12 samples)
	maximum = 173 (12 samples)
Flit latency average = 17.6484 (12 samples)
	minimum = 6 (12 samples)
	maximum = 171.417 (12 samples)
Fragmentation average = 0.0522512 (12 samples)
	minimum = 0 (12 samples)
	maximum = 59.4167 (12 samples)
Injected packet rate average = 0.062839 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.10274 (12 samples)
Accepted packet rate average = 0.062839 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.10274 (12 samples)
Injected flit rate average = 0.119205 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.214951 (12 samples)
Accepted flit rate average = 0.119205 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.197553 (12 samples)
Injected packet size average = 1.89699 (12 samples)
Accepted packet size average = 1.89699 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 331320 (inst/sec)
gpgpu_simulation_rate = 1329 (cycle/sec)
gpgpu_silicon_slowdown = 1209179x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coarse-grained    , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a9003718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z20transposeFineGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20transposeFineGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 1612
gpu_sim_insn = 491520
gpu_ipc =     304.9131
gpu_tot_sim_cycle = 25535
gpu_tot_sim_insn = 6455296
gpu_tot_ipc =     252.8019
gpu_tot_issued_cta = 832
gpu_occupancy = 36.7302% 
gpu_tot_occupancy = 33.5187% 
max_total_param_size = 0
gpu_stall_dramfull = 31592
gpu_stall_icnt2sh    = 54827
partiton_level_parallism =       1.2953
partiton_level_parallism_total  =       1.6166
partiton_level_parallism_util =       4.2439
partiton_level_parallism_util_total  =       4.4497
L2_BW  =      66.6088 GB/Sec
L2_BW_total  =      83.1323 GB/Sec
gpu_total_sim_rate=322764

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 103936
	L1I_total_cache_misses = 7632
	L1I_total_cache_miss_rate = 0.0734
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0510
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23808
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 96304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7632
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7332
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 103936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
423, 424, 424, 424, 424, 424, 425, 424, 424, 423, 423, 424, 424, 425, 425, 426, 424, 424, 424, 424, 424, 424, 424, 425, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 6520832
gpgpu_n_tot_w_icount = 203776
gpgpu_n_stall_shd_mem = 191202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13312
gpgpu_n_mem_write_global = 27648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 212992
gpgpu_n_store_insn = 212992
gpgpu_n_shmem_insn = 294912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:181377	W0_Idle:353243	W0_Scoreboard:162754	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:203776
single_issue_nums: WS0:88394	WS1:88366	
dual_issue_nums: WS0:6747	WS1:6761	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106496 {8:13312,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1466368 {40:16384,72:11264,}
traffic_breakdown_coretomem[INST_ACC_R] = 2400 {8:300,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 958464 {72:13312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221184 {8:27648,}
traffic_breakdown_memtocore[INST_ACC_R] = 40800 {136:300,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 108 
averagemflatency = 213 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 188 
avg_icnt2sh_latency = 17 
mrq_lat_table:93 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33766 	6599 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5360 	15012 	13646 	5888 	1096 	271 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26297 	7771 	6497 	415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       733       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:       296       974         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:       233       573         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:       233       578         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1545/48 = 32.187500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2112
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       7886     22704    none      none        1536      1347      1500      1284    none      none      none      none      none      none      none      none  
dram[1]:      23185     25020    none      none        1249      1212      1191      1162    none      none      none      none      none      none      none      none  
dram[2]:      21730     21272    none      none        1558      1352      1510      1321    none      none      none      none      none      none      none      none  
dram[3]:      21385     23015    none      none        1229      1214      1184      1176    none      none      none      none      none      none      none      none  
dram[4]:      22780     23036    none      none        1496      1382      1518      1281    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1214      1196      1202      1190    none      none      none      none      none      none      none      none  
dram[6]:      22365     22622    none      none        1611      1412      1567      1288    none      none      none      none      none      none      none      none  
dram[7]:      22919     23806    none      none        1236      1238      1212      1203    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       379       679       435       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       400       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39711 n_nop=39173 n_act=8 n_pre=2 n_ref_event=0 n_req=196 n_rd=16 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02659
n_activity=1622 dram_eff=0.651
bk0: 12a 39633i bk1: 4a 39692i bk2: 0a 39712i bk3: 0a 39713i bk4: 64a 38488i bk5: 64a 38470i bk6: 64a 38540i bk7: 64a 38510i bk8: 0a 39707i bk9: 0a 39710i bk10: 0a 39710i bk11: 0a 39710i bk12: 0a 39711i bk13: 0a 39711i bk14: 0a 39712i bk15: 0a 39712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376812
Bank_Level_Parallism_Col = 3.422043
Bank_Level_Parallism_Ready = 2.390152
write_to_read_ratio_blp_rw_average = 0.511929
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026592 
total_CMD = 39711 
util_bw = 1056 
Wasted_Col = 444 
Wasted_Row = 24 
Idle = 38187 

BW Util Bottlenecks: 
RCDc_limit = 51 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 39711 
n_nop = 39173 
Read = 16 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 196 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 528 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.013296 
Either_Row_CoL_Bus_Util = 0.013548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.457077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45708
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39711 n_nop=39185 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02619
n_activity=1526 dram_eff=0.6815
bk0: 4a 39694i bk1: 4a 39694i bk2: 0a 39712i bk3: 0a 39713i bk4: 64a 38515i bk5: 64a 38496i bk6: 64a 38555i bk7: 64a 38527i bk8: 0a 39708i bk9: 0a 39708i bk10: 0a 39709i bk11: 0a 39710i bk12: 0a 39711i bk13: 0a 39712i bk14: 0a 39712i bk15: 0a 39712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026189 
total_CMD = 39711 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 38256 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 39711 
n_nop = 39185 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.013095 
Either_Row_CoL_Bus_Util = 0.013246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.437259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39711 n_nop=39185 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02619
n_activity=1528 dram_eff=0.6806
bk0: 4a 39694i bk1: 4a 39695i bk2: 0a 39713i bk3: 0a 39714i bk4: 64a 38539i bk5: 64a 38527i bk6: 64a 38629i bk7: 64a 38529i bk8: 0a 39707i bk9: 0a 39708i bk10: 0a 39710i bk11: 0a 39710i bk12: 0a 39710i bk13: 0a 39711i bk14: 0a 39711i bk15: 0a 39711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026189 
total_CMD = 39711 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 38244 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 39711 
n_nop = 39185 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.013095 
Either_Row_CoL_Bus_Util = 0.013246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.595553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59555
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39711 n_nop=39185 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02619
n_activity=1535 dram_eff=0.6775
bk0: 4a 39694i bk1: 4a 39694i bk2: 0a 39712i bk3: 0a 39712i bk4: 64a 38542i bk5: 64a 38533i bk6: 64a 38536i bk7: 64a 38515i bk8: 0a 39707i bk9: 0a 39709i bk10: 0a 39709i bk11: 0a 39709i bk12: 0a 39711i bk13: 0a 39712i bk14: 0a 39713i bk15: 0a 39713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026189 
total_CMD = 39711 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 38243 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 39711 
n_nop = 39185 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.013095 
Either_Row_CoL_Bus_Util = 0.013246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.272922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39711 n_nop=39185 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02619
n_activity=1636 dram_eff=0.6357
bk0: 4a 39694i bk1: 4a 39694i bk2: 0a 39713i bk3: 0a 39713i bk4: 64a 38862i bk5: 64a 38606i bk6: 64a 38589i bk7: 64a 38599i bk8: 0a 39707i bk9: 0a 39708i bk10: 0a 39710i bk11: 0a 39710i bk12: 0a 39710i bk13: 0a 39710i bk14: 0a 39713i bk15: 0a 39713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.821497
Bank_Level_Parallism_Col = 2.823605
Bank_Level_Parallism_Ready = 2.119231
write_to_read_ratio_blp_rw_average = 0.523145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026189 
total_CMD = 39711 
util_bw = 1040 
Wasted_Col = 528 
Wasted_Row = 0 
Idle = 38143 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 39711 
n_nop = 39185 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.013095 
Either_Row_CoL_Bus_Util = 0.013246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.528141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52814
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39711 n_nop=39195 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02579
n_activity=1525 dram_eff=0.6715
bk0: 0a 39711i bk1: 0a 39712i bk2: 0a 39712i bk3: 0a 39712i bk4: 64a 38699i bk5: 64a 38662i bk6: 64a 38628i bk7: 64a 38623i bk8: 0a 39709i bk9: 0a 39710i bk10: 0a 39710i bk11: 0a 39711i bk12: 0a 39711i bk13: 0a 39711i bk14: 0a 39711i bk15: 0a 39711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025786 
total_CMD = 39711 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 38213 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 39711 
n_nop = 39195 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.012893 
Either_Row_CoL_Bus_Util = 0.012994 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.360832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36083
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39711 n_nop=39197 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=8 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.02558
n_activity=1596 dram_eff=0.6366
bk0: 4a 39695i bk1: 4a 39695i bk2: 0a 39713i bk3: 0a 39714i bk4: 64a 38795i bk5: 64a 38727i bk6: 64a 38667i bk7: 64a 38654i bk8: 0a 39706i bk9: 0a 39709i bk10: 0a 39709i bk11: 0a 39709i bk12: 0a 39709i bk13: 0a 39710i bk14: 0a 39713i bk15: 0a 39713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.729922
Bank_Level_Parallism_Col = 2.730045
Bank_Level_Parallism_Ready = 2.031496
write_to_read_ratio_blp_rw_average = 0.515466
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025585 
total_CMD = 39711 
util_bw = 1016 
Wasted_Col = 531 
Wasted_Row = 0 
Idle = 38164 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 39711 
n_nop = 39197 
Read = 8 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 508 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.012792 
Either_Row_CoL_Bus_Util = 0.012944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.249578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24958
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39711 n_nop=39187 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02609
n_activity=1572 dram_eff=0.659
bk0: 4a 39693i bk1: 4a 39694i bk2: 0a 39714i bk3: 0a 39714i bk4: 64a 38691i bk5: 64a 38649i bk6: 64a 38581i bk7: 64a 38588i bk8: 0a 39708i bk9: 0a 39708i bk10: 0a 39708i bk11: 0a 39709i bk12: 0a 39710i bk13: 0a 39711i bk14: 0a 39712i bk15: 0a 39712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.056338
Bank_Level_Parallism_Col = 3.060524
Bank_Level_Parallism_Ready = 2.125483
write_to_read_ratio_blp_rw_average = 0.503306
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026088 
total_CMD = 39711 
util_bw = 1036 
Wasted_Col = 461 
Wasted_Row = 0 
Idle = 38214 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 39711 
n_nop = 39187 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.013044 
Either_Row_CoL_Bus_Util = 0.013195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.458185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2620, Miss = 35, Miss_rate = 0.013, Pending_hits = 87, Reservation_fails = 1
L2_cache_bank[1]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 2
L2_cache_bank[9]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 47, Reservation_fails = 7
L2_cache_bank[10]: Access = 2560, Miss = 32, Miss_rate = 0.013, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 2560, Miss = 32, Miss_rate = 0.013, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[13]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 48, Reservation_fails = 4
L2_cache_bank[14]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 1
L2_cache_bank[15]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 50, Reservation_fails = 3
L2_total_cache_accesses = 41280
L2_total_cache_misses = 528
L2_total_cache_miss_rate = 0.0128
L2_total_cache_pending_hits = 791
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 267
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 267
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13312
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.156
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=69144
icnt_total_pkts_simt_to_mem=80192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.8645
	minimum = 6
	maximum = 167
Network latency average = 18.6849
	minimum = 6
	maximum = 159
Slowest packet = 79897
Flit latency average = 18.0996
	minimum = 6
	maximum = 157
Slowest flit = 143396
Fragmentation average = 0.329023
	minimum = 0
	maximum = 145
Injected packet rate average = 0.0518114
	minimum = 0 (at node 36)
	maximum = 0.0918114 (at node 32)
Accepted packet rate average = 0.0518114
	minimum = 0 (at node 36)
	maximum = 0.0918114 (at node 32)
Injected flit rate average = 0.104615
	minimum = 0 (at node 36)
	maximum = 0.220844 (at node 32)
Accepted flit rate average= 0.104615
	minimum = 0 (at node 36)
	maximum = 0.171216 (at node 32)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.197 (13 samples)
	minimum = 6 (13 samples)
	maximum = 206.308 (13 samples)
Network latency average = 17.3942 (13 samples)
	minimum = 6 (13 samples)
	maximum = 171.923 (13 samples)
Flit latency average = 17.6831 (13 samples)
	minimum = 6 (13 samples)
	maximum = 170.308 (13 samples)
Fragmentation average = 0.0735414 (13 samples)
	minimum = 0 (13 samples)
	maximum = 66 (13 samples)
Injected packet rate average = 0.0619907 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.1019 (13 samples)
Accepted packet rate average = 0.0619907 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.1019 (13 samples)
Injected flit rate average = 0.118083 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.215404 (13 samples)
Accepted flit rate average = 0.118083 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.195527 (13 samples)
Injected packet size average = 1.90485 (13 samples)
Accepted packet size average = 1.90485 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 322764 (inst/sec)
gpgpu_simulation_rate = 1276 (cycle/sec)
gpgpu_silicon_slowdown = 1259404x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a9003718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 1033
gpu_sim_insn = 491520
gpu_ipc =     475.8180
gpu_tot_sim_cycle = 26568
gpu_tot_sim_insn = 6946816
gpu_tot_ipc =     261.4731
gpu_tot_issued_cta = 896
gpu_occupancy = 34.4287% 
gpu_tot_occupancy = 33.5546% 
max_total_param_size = 0
gpu_stall_dramfull = 33934
gpu_stall_icnt2sh    = 58299
partiton_level_parallism =       1.9826
partiton_level_parallism_total  =       1.6308
partiton_level_parallism_util =       4.6865
partiton_level_parallism_util_total  =       4.4604
L2_BW  =     101.9519 GB/Sec
L2_BW_total  =      83.8640 GB/Sec
gpu_total_sim_rate=330800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 111616
	L1I_total_cache_misses = 7632
	L1I_total_cache_miss_rate = 0.0684
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26624
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0481
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 103984
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7632
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7332
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26624
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111616

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
457, 458, 458, 458, 458, 458, 459, 458, 458, 457, 457, 458, 458, 459, 459, 460, 458, 458, 458, 458, 458, 458, 458, 459, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 7012352
gpgpu_n_tot_w_icount = 219136
gpgpu_n_stall_shd_mem = 197171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14336
gpgpu_n_mem_write_global = 28672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 229376
gpgpu_n_store_insn = 229376
gpgpu_n_shmem_insn = 327680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 851968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28672
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184605	W0_Idle:362386	W0_Scoreboard:173579	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:219136
single_issue_nums: WS0:94026	WS1:93998	
dual_issue_nums: WS0:7771	WS1:7785	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114688 {8:14336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1540096 {40:16384,72:12288,}
traffic_breakdown_coretomem[INST_ACC_R] = 2400 {8:300,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1032192 {72:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 229376 {8:28672,}
traffic_breakdown_memtocore[INST_ACC_R] = 40800 {136:300,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 108 
averagemflatency = 212 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 188 
avg_icnt2sh_latency = 17 
mrq_lat_table:93 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35426 	6987 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5711 	15809 	14367 	6031 	1132 	271 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27276 	8499 	6835 	418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       733       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:       296       974         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:       233       573         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:       233       578         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1545/48 = 32.187500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2112
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       8470     24419    none      none        1580      1390      1539      1323    none      none      none      none      none      none      none      none  
dram[1]:      24972     26773    none      none        1299      1259      1231      1202    none      none      none      none      none      none      none      none  
dram[2]:      23371     22853    none      none        1601      1395      1550      1362    none      none      none      none      none      none      none      none  
dram[3]:      23152     24619    none      none        1281      1259      1225      1216    none      none      none      none      none      none      none      none  
dram[4]:      24470     24709    none      none        1541      1427      1557      1320    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1261      1241      1241      1230    none      none      none      none      none      none      none      none  
dram[6]:      24112     24192    none      none        1660      1459      1606      1328    none      none      none      none      none      none      none      none  
dram[7]:      24701     25604    none      none        1286      1287      1252      1243    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        381       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        406       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       379       679       435       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        409       407       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       455       576       467       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        418       400       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       465       578       473       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41317 n_nop=40779 n_act=8 n_pre=2 n_ref_event=0 n_req=196 n_rd=16 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02556
n_activity=1622 dram_eff=0.651
bk0: 12a 41239i bk1: 4a 41298i bk2: 0a 41318i bk3: 0a 41319i bk4: 64a 40094i bk5: 64a 40076i bk6: 64a 40146i bk7: 64a 40116i bk8: 0a 41313i bk9: 0a 41316i bk10: 0a 41316i bk11: 0a 41316i bk12: 0a 41317i bk13: 0a 41317i bk14: 0a 41318i bk15: 0a 41318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376812
Bank_Level_Parallism_Col = 3.422043
Bank_Level_Parallism_Ready = 2.390152
write_to_read_ratio_blp_rw_average = 0.511929
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025558 
total_CMD = 41317 
util_bw = 1056 
Wasted_Col = 444 
Wasted_Row = 24 
Idle = 39793 

BW Util Bottlenecks: 
RCDc_limit = 51 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 41317 
n_nop = 40779 
Read = 16 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 196 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 528 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.012779 
Either_Row_CoL_Bus_Util = 0.013021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.400440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40044
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41317 n_nop=40791 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02517
n_activity=1526 dram_eff=0.6815
bk0: 4a 41300i bk1: 4a 41300i bk2: 0a 41318i bk3: 0a 41319i bk4: 64a 40121i bk5: 64a 40102i bk6: 64a 40161i bk7: 64a 40133i bk8: 0a 41314i bk9: 0a 41314i bk10: 0a 41315i bk11: 0a 41316i bk12: 0a 41317i bk13: 0a 41318i bk14: 0a 41318i bk15: 0a 41318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025171 
total_CMD = 41317 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 39862 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 41317 
n_nop = 40791 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.012586 
Either_Row_CoL_Bus_Util = 0.012731 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.381393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41317 n_nop=40791 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02517
n_activity=1528 dram_eff=0.6806
bk0: 4a 41300i bk1: 4a 41301i bk2: 0a 41319i bk3: 0a 41320i bk4: 64a 40145i bk5: 64a 40133i bk6: 64a 40235i bk7: 64a 40135i bk8: 0a 41313i bk9: 0a 41314i bk10: 0a 41316i bk11: 0a 41316i bk12: 0a 41316i bk13: 0a 41317i bk14: 0a 41317i bk15: 0a 41317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025171 
total_CMD = 41317 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 39850 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 41317 
n_nop = 40791 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.012586 
Either_Row_CoL_Bus_Util = 0.012731 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.533533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53353
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41317 n_nop=40791 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02517
n_activity=1535 dram_eff=0.6775
bk0: 4a 41300i bk1: 4a 41300i bk2: 0a 41318i bk3: 0a 41318i bk4: 64a 40148i bk5: 64a 40139i bk6: 64a 40142i bk7: 64a 40121i bk8: 0a 41313i bk9: 0a 41315i bk10: 0a 41315i bk11: 0a 41315i bk12: 0a 41317i bk13: 0a 41318i bk14: 0a 41319i bk15: 0a 41319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025171 
total_CMD = 41317 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 39849 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 41317 
n_nop = 40791 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.012586 
Either_Row_CoL_Bus_Util = 0.012731 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.223443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41317 n_nop=40791 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02517
n_activity=1636 dram_eff=0.6357
bk0: 4a 41300i bk1: 4a 41300i bk2: 0a 41319i bk3: 0a 41319i bk4: 64a 40468i bk5: 64a 40212i bk6: 64a 40195i bk7: 64a 40205i bk8: 0a 41313i bk9: 0a 41314i bk10: 0a 41316i bk11: 0a 41316i bk12: 0a 41316i bk13: 0a 41316i bk14: 0a 41319i bk15: 0a 41319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.821497
Bank_Level_Parallism_Col = 2.823605
Bank_Level_Parallism_Ready = 2.119231
write_to_read_ratio_blp_rw_average = 0.523145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025171 
total_CMD = 41317 
util_bw = 1040 
Wasted_Col = 528 
Wasted_Row = 0 
Idle = 39749 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 41317 
n_nop = 40791 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.012586 
Either_Row_CoL_Bus_Util = 0.012731 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.468742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46874
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41317 n_nop=40801 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02478
n_activity=1525 dram_eff=0.6715
bk0: 0a 41317i bk1: 0a 41318i bk2: 0a 41318i bk3: 0a 41318i bk4: 64a 40305i bk5: 64a 40268i bk6: 64a 40234i bk7: 64a 40229i bk8: 0a 41315i bk9: 0a 41316i bk10: 0a 41316i bk11: 0a 41317i bk12: 0a 41317i bk13: 0a 41317i bk14: 0a 41317i bk15: 0a 41317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.957191
Bank_Level_Parallism_Col = 2.952477
Bank_Level_Parallism_Ready = 2.080078
write_to_read_ratio_blp_rw_average = 0.518797
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024784 
total_CMD = 41317 
util_bw = 1024 
Wasted_Col = 474 
Wasted_Row = 0 
Idle = 39819 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 41317 
n_nop = 40801 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.012392 
Either_Row_CoL_Bus_Util = 0.012489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.307936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30794
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41317 n_nop=40803 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=8 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.02459
n_activity=1596 dram_eff=0.6366
bk0: 4a 41301i bk1: 4a 41301i bk2: 0a 41319i bk3: 0a 41320i bk4: 64a 40401i bk5: 64a 40333i bk6: 64a 40273i bk7: 64a 40260i bk8: 0a 41312i bk9: 0a 41315i bk10: 0a 41315i bk11: 0a 41315i bk12: 0a 41315i bk13: 0a 41316i bk14: 0a 41319i bk15: 0a 41319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.729922
Bank_Level_Parallism_Col = 2.730045
Bank_Level_Parallism_Ready = 2.031496
write_to_read_ratio_blp_rw_average = 0.515466
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024590 
total_CMD = 41317 
util_bw = 1016 
Wasted_Col = 531 
Wasted_Row = 0 
Idle = 39770 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 41317 
n_nop = 40803 
Read = 8 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 508 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.012295 
Either_Row_CoL_Bus_Util = 0.012440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.201007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20101
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41317 n_nop=40793 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02507
n_activity=1572 dram_eff=0.659
bk0: 4a 41299i bk1: 4a 41300i bk2: 0a 41320i bk3: 0a 41320i bk4: 64a 40297i bk5: 64a 40255i bk6: 64a 40187i bk7: 64a 40194i bk8: 0a 41314i bk9: 0a 41314i bk10: 0a 41314i bk11: 0a 41315i bk12: 0a 41316i bk13: 0a 41317i bk14: 0a 41318i bk15: 0a 41318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.056338
Bank_Level_Parallism_Col = 3.060524
Bank_Level_Parallism_Ready = 2.125483
write_to_read_ratio_blp_rw_average = 0.503306
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025074 
total_CMD = 41317 
util_bw = 1036 
Wasted_Col = 461 
Wasted_Row = 0 
Idle = 39820 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 41317 
n_nop = 40793 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.012537 
Either_Row_CoL_Bus_Util = 0.012682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.401505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2748, Miss = 35, Miss_rate = 0.013, Pending_hits = 87, Reservation_fails = 1
L2_cache_bank[1]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 2
L2_cache_bank[9]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 47, Reservation_fails = 7
L2_cache_bank[10]: Access = 2688, Miss = 32, Miss_rate = 0.012, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 2688, Miss = 32, Miss_rate = 0.012, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[12]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[13]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 48, Reservation_fails = 4
L2_cache_bank[14]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 1
L2_cache_bank[15]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 50, Reservation_fails = 3
L2_total_cache_accesses = 43328
L2_total_cache_misses = 528
L2_total_cache_miss_rate = 0.0122
L2_total_cache_pending_hits = 791
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27655
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 267
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 267
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.159
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=73240
icnt_total_pkts_simt_to_mem=84288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.6963
	minimum = 6
	maximum = 137
Network latency average = 16.1958
	minimum = 6
	maximum = 121
Slowest packet = 84086
Flit latency average = 15.6454
	minimum = 6
	maximum = 119
Slowest flit = 152142
Fragmentation average = 0.0856934
	minimum = 0
	maximum = 50
Injected packet rate average = 0.079303
	minimum = 0 (at node 36)
	maximum = 0.123911 (at node 12)
Accepted packet rate average = 0.079303
	minimum = 0 (at node 36)
	maximum = 0.123911 (at node 12)
Injected flit rate average = 0.158606
	minimum = 0 (at node 36)
	maximum = 0.247822 (at node 12)
Accepted flit rate average= 0.158606
	minimum = 0 (at node 36)
	maximum = 0.247822 (at node 12)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.9469 (14 samples)
	minimum = 6 (14 samples)
	maximum = 201.357 (14 samples)
Network latency average = 17.3086 (14 samples)
	minimum = 6 (14 samples)
	maximum = 168.286 (14 samples)
Flit latency average = 17.5375 (14 samples)
	minimum = 6 (14 samples)
	maximum = 166.643 (14 samples)
Fragmentation average = 0.0744094 (14 samples)
	minimum = 0 (14 samples)
	maximum = 64.8571 (14 samples)
Injected packet rate average = 0.0632273 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.103472 (14 samples)
Accepted packet rate average = 0.0632273 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.103472 (14 samples)
Injected flit rate average = 0.120977 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.217719 (14 samples)
Accepted flit rate average = 0.120977 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.199262 (14 samples)
Injected packet size average = 1.91337 (14 samples)
Accepted packet size average = 1.91337 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 330800 (inst/sec)
gpgpu_simulation_rate = 1265 (cycle/sec)
gpgpu_silicon_slowdown = 1270355x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose fine-grained      , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a900357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z17transposeDiagonalPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x500 (transpose.1.sm_30.ptx:280) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x508 (transpose.1.sm_30.ptx:281) bra.uni BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (transpose.1.sm_30.ptx:288) mad.lo.s32 %r15, %r3, %r2, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x518 (transpose.1.sm_30.ptx:285) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17transposeDiagonalPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 2094
gpu_sim_insn = 671744
gpu_ipc =     320.7946
gpu_tot_sim_cycle = 28662
gpu_tot_sim_insn = 7618560
gpu_tot_ipc =     265.8070
gpu_tot_issued_cta = 960
gpu_occupancy = 36.8580% 
gpu_tot_occupancy = 33.8041% 
max_total_param_size = 0
gpu_stall_dramfull = 37883
gpu_stall_icnt2sh    = 64618
partiton_level_parallism =       0.9971
partiton_level_parallism_total  =       1.5845
partiton_level_parallism_util =       3.0616
partiton_level_parallism_util_total  =       4.3686
L2_BW  =      51.2767 GB/Sec
L2_BW_total  =      81.4832 GB/Sec
gpu_total_sim_rate=331241

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 122880
	L1I_total_cache_misses = 8637
	L1I_total_cache_miss_rate = 0.0703
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 114243
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8637
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8297
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 122880

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
501, 502, 502, 502, 502, 502, 503, 502, 502, 501, 501, 502, 502, 503, 503, 504, 502, 502, 502, 502, 502, 502, 502, 503, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 7684096
gpgpu_n_tot_w_icount = 240128
gpgpu_n_stall_shd_mem = 205018
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15360
gpgpu_n_mem_write_global = 29696
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 245760
gpgpu_n_store_insn = 245760
gpgpu_n_shmem_insn = 360448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14336
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29696
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:191887	W0_Idle:390404	W0_Scoreboard:194327	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:240128
single_issue_nums: WS0:102986	WS1:102958	
dual_issue_nums: WS0:8539	WS1:8553	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 122880 {8:15360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1613824 {40:16384,72:13312,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1105920 {72:15360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 237568 {8:29696,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 120 
averagemflatency = 214 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 187 
avg_icnt2sh_latency = 17 
mrq_lat_table:95 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36529 	7913 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5888 	16599 	15168 	6148 	1320 	286 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27967 	8874 	7619 	616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       733       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:       296       974         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:       281       807         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:       233       573         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:       233       578         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1547/50 = 30.940001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2120
min_bank_accesses = 0!
chip skew: 272/264 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       9241     26361    none      none        1639      1429      1586      1371    none      none      none      none      none      none      none      none  
dram[1]:      26870     29268    none      none        1339      1310      1282      1257    none      none      none      none      none      none      none      none  
dram[2]:      25625     24685    none      none        1661      1434      1598      1409    none      none      none      none      none      none      none      none  
dram[3]:      25095     26971    none      none        1328      1310      1287      1271    none      none      none      none      none      none      none      none  
dram[4]:      27381     27089    none      none        1626      1466      1615      1371    none      none      none      none      none      none      none      none  
dram[5]:      26970     28443    none      none        1303      1312      1293      1300    none      none      none      none      none      none      none      none  
dram[6]:      26919     26428    none      none        1751      1500      1667      1377    none      none      none      none      none      none      none      none  
dram[7]:      26625     28376    none      none        1331      1359      1312      1314    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        462       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        456       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       399       679       435       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        557       448       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       493       576       509       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        551       434       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       491       578       503       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44574 n_nop=44036 n_act=8 n_pre=2 n_ref_event=0 n_req=196 n_rd=16 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02369
n_activity=1622 dram_eff=0.651
bk0: 12a 44496i bk1: 4a 44555i bk2: 0a 44575i bk3: 0a 44576i bk4: 64a 43351i bk5: 64a 43333i bk6: 64a 43403i bk7: 64a 43373i bk8: 0a 44570i bk9: 0a 44573i bk10: 0a 44573i bk11: 0a 44573i bk12: 0a 44574i bk13: 0a 44574i bk14: 0a 44575i bk15: 0a 44575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376812
Bank_Level_Parallism_Col = 3.422043
Bank_Level_Parallism_Ready = 2.390152
write_to_read_ratio_blp_rw_average = 0.511929
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023691 
total_CMD = 44574 
util_bw = 1056 
Wasted_Col = 444 
Wasted_Row = 24 
Idle = 43050 

BW Util Bottlenecks: 
RCDc_limit = 51 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 44574 
n_nop = 44036 
Read = 16 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 196 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 528 
Row_Bus_Util =  0.000224 
CoL_Bus_Util = 0.011845 
Either_Row_CoL_Bus_Util = 0.012070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.298111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29811
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44574 n_nop=44048 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02333
n_activity=1526 dram_eff=0.6815
bk0: 4a 44557i bk1: 4a 44557i bk2: 0a 44575i bk3: 0a 44576i bk4: 64a 43378i bk5: 64a 43359i bk6: 64a 43418i bk7: 64a 43390i bk8: 0a 44571i bk9: 0a 44571i bk10: 0a 44572i bk11: 0a 44573i bk12: 0a 44574i bk13: 0a 44575i bk14: 0a 44575i bk15: 0a 44575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023332 
total_CMD = 44574 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 43119 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 44574 
n_nop = 44048 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.011666 
Either_Row_CoL_Bus_Util = 0.011801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.280455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28045
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44574 n_nop=44048 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02333
n_activity=1528 dram_eff=0.6806
bk0: 4a 44557i bk1: 4a 44558i bk2: 0a 44576i bk3: 0a 44577i bk4: 64a 43402i bk5: 64a 43390i bk6: 64a 43492i bk7: 64a 43392i bk8: 0a 44570i bk9: 0a 44571i bk10: 0a 44573i bk11: 0a 44573i bk12: 0a 44573i bk13: 0a 44574i bk14: 0a 44574i bk15: 0a 44574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023332 
total_CMD = 44574 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 43107 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 44574 
n_nop = 44048 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.011666 
Either_Row_CoL_Bus_Util = 0.011801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.421479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42148
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44574 n_nop=44048 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02333
n_activity=1535 dram_eff=0.6775
bk0: 4a 44557i bk1: 4a 44557i bk2: 0a 44575i bk3: 0a 44575i bk4: 64a 43405i bk5: 64a 43396i bk6: 64a 43399i bk7: 64a 43378i bk8: 0a 44570i bk9: 0a 44572i bk10: 0a 44572i bk11: 0a 44572i bk12: 0a 44574i bk13: 0a 44575i bk14: 0a 44576i bk15: 0a 44576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023332 
total_CMD = 44574 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 43106 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 44574 
n_nop = 44048 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.011666 
Either_Row_CoL_Bus_Util = 0.011801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.134047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44574 n_nop=44048 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02333
n_activity=1636 dram_eff=0.6357
bk0: 4a 44557i bk1: 4a 44557i bk2: 0a 44576i bk3: 0a 44576i bk4: 64a 43725i bk5: 64a 43469i bk6: 64a 43452i bk7: 64a 43462i bk8: 0a 44570i bk9: 0a 44571i bk10: 0a 44573i bk11: 0a 44573i bk12: 0a 44573i bk13: 0a 44573i bk14: 0a 44576i bk15: 0a 44576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.821497
Bank_Level_Parallism_Col = 2.823605
Bank_Level_Parallism_Ready = 2.119231
write_to_read_ratio_blp_rw_average = 0.523145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023332 
total_CMD = 44574 
util_bw = 1040 
Wasted_Col = 528 
Wasted_Row = 0 
Idle = 43006 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 44574 
n_nop = 44048 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.011666 
Either_Row_CoL_Bus_Util = 0.011801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.361421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44574 n_nop=44048 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02333
n_activity=1605 dram_eff=0.648
bk0: 4a 44556i bk1: 4a 44557i bk2: 0a 44575i bk3: 0a 44575i bk4: 64a 43562i bk5: 64a 43525i bk6: 64a 43491i bk7: 64a 43486i bk8: 0a 44572i bk9: 0a 44573i bk10: 0a 44573i bk11: 0a 44574i bk12: 0a 44574i bk13: 0a 44574i bk14: 0a 44574i bk15: 0a 44574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.908676
Bank_Level_Parallism_Col = 2.906536
Bank_Level_Parallism_Ready = 2.063462
write_to_read_ratio_blp_rw_average = 0.506590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023332 
total_CMD = 44574 
util_bw = 1040 
Wasted_Col = 498 
Wasted_Row = 0 
Idle = 43036 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 44574 
n_nop = 44048 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.011666 
Either_Row_CoL_Bus_Util = 0.011801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.212366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21237
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44574 n_nop=44060 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=8 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.02279
n_activity=1596 dram_eff=0.6366
bk0: 4a 44558i bk1: 4a 44558i bk2: 0a 44576i bk3: 0a 44577i bk4: 64a 43658i bk5: 64a 43590i bk6: 64a 43530i bk7: 64a 43517i bk8: 0a 44569i bk9: 0a 44572i bk10: 0a 44572i bk11: 0a 44572i bk12: 0a 44572i bk13: 0a 44573i bk14: 0a 44576i bk15: 0a 44576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.729922
Bank_Level_Parallism_Col = 2.730045
Bank_Level_Parallism_Ready = 2.031496
write_to_read_ratio_blp_rw_average = 0.515466
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022794 
total_CMD = 44574 
util_bw = 1016 
Wasted_Col = 531 
Wasted_Row = 0 
Idle = 43027 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 44574 
n_nop = 44060 
Read = 8 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 508 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.011397 
Either_Row_CoL_Bus_Util = 0.011531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.113250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11325
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44574 n_nop=44050 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02324
n_activity=1572 dram_eff=0.659
bk0: 4a 44556i bk1: 4a 44557i bk2: 0a 44577i bk3: 0a 44577i bk4: 64a 43554i bk5: 64a 43512i bk6: 64a 43444i bk7: 64a 43451i bk8: 0a 44571i bk9: 0a 44571i bk10: 0a 44571i bk11: 0a 44572i bk12: 0a 44573i bk13: 0a 44574i bk14: 0a 44575i bk15: 0a 44575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.056338
Bank_Level_Parallism_Col = 3.060524
Bank_Level_Parallism_Ready = 2.125483
write_to_read_ratio_blp_rw_average = 0.503306
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023242 
total_CMD = 44574 
util_bw = 1036 
Wasted_Col = 461 
Wasted_Row = 0 
Idle = 43077 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 44574 
n_nop = 44050 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.011621 
Either_Row_CoL_Bus_Util = 0.011756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.299098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2876, Miss = 35, Miss_rate = 0.012, Pending_hits = 87, Reservation_fails = 1
L2_cache_bank[1]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 2
L2_cache_bank[9]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 47, Reservation_fails = 7
L2_cache_bank[10]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[12]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[13]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 48, Reservation_fails = 4
L2_cache_bank[14]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 1
L2_cache_bank[15]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 50, Reservation_fails = 3
L2_total_cache_accesses = 45416
L2_total_cache_misses = 530
L2_total_cache_miss_rate = 0.0117
L2_total_cache_pending_hits = 825
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28679
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 301
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 301
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 29696
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 340
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.157
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=77536
icnt_total_pkts_simt_to_mem=88424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.3297
	minimum = 6
	maximum = 236
Network latency average = 21.1545
	minimum = 6
	maximum = 212
Slowest packet = 89109
Flit latency average = 20.7853
	minimum = 6
	maximum = 210
Slowest flit = 163020
Fragmentation average = 0.462883
	minimum = 0
	maximum = 176
Injected packet rate average = 0.0398854
	minimum = 0 (at node 36)
	maximum = 0.0706781 (at node 30)
Accepted packet rate average = 0.0398854
	minimum = 0 (at node 36)
	maximum = 0.0706781 (at node 30)
Injected flit rate average = 0.0805349
	minimum = 0 (at node 36)
	maximum = 0.17001 (at node 30)
Accepted flit rate average= 0.0805349
	minimum = 0 (at node 36)
	maximum = 0.131805 (at node 30)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4391 (15 samples)
	minimum = 6 (15 samples)
	maximum = 203.667 (15 samples)
Network latency average = 17.565 (15 samples)
	minimum = 6 (15 samples)
	maximum = 171.2 (15 samples)
Flit latency average = 17.754 (15 samples)
	minimum = 6 (15 samples)
	maximum = 169.533 (15 samples)
Fragmentation average = 0.100308 (15 samples)
	minimum = 0 (15 samples)
	maximum = 72.2667 (15 samples)
Injected packet rate average = 0.0616712 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.101286 (15 samples)
Accepted packet rate average = 0.0616712 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.101286 (15 samples)
Injected flit rate average = 0.118281 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.214539 (15 samples)
Accepted flit rate average = 0.118281 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.194765 (15 samples)
Injected packet size average = 1.91793 (15 samples)
Accepted packet size average = 1.91793 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 331241 (inst/sec)
gpgpu_simulation_rate = 1246 (cycle/sec)
gpgpu_silicon_slowdown = 1289727x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffa57604a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa576049c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffa5760498..

GPGPU-Sim PTX: cudaLaunch for 0x0x5610a900357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1225
gpu_sim_insn = 671744
gpu_ipc =     548.3624
gpu_tot_sim_cycle = 29887
gpu_tot_sim_insn = 8290304
gpu_tot_ipc =     277.3883
gpu_tot_issued_cta = 1024
gpu_occupancy = 35.2702% 
gpu_tot_occupancy = 33.8658% 
max_total_param_size = 0
gpu_stall_dramfull = 38695
gpu_stall_icnt2sh    = 67862
partiton_level_parallism =       1.6718
partiton_level_parallism_total  =       1.5881
partiton_level_parallism_util =       3.7716
partiton_level_parallism_util_total  =       4.3390
L2_BW  =      85.9725 GB/Sec
L2_BW_total  =      81.6672 GB/Sec
gpu_total_sim_rate=345429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 134144
	L1I_total_cache_misses = 8637
	L1I_total_cache_miss_rate = 0.0644
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30720
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0417
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2976
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2976
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 125507
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8637
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8297
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 134144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2976
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
545, 546, 546, 546, 546, 546, 547, 546, 546, 545, 545, 546, 546, 547, 547, 548, 546, 546, 546, 546, 546, 546, 546, 547, 126, 126, 126, 126, 126, 126, 126, 126, 
gpgpu_n_tot_thrd_icount = 8355840
gpgpu_n_tot_w_icount = 261120
gpgpu_n_stall_shd_mem = 210762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 30720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 393216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 983040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2976
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2976
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:195150	W0_Idle:399756	W0_Scoreboard:206208	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:261120
single_issue_nums: WS0:111946	WS1:111918	
dual_issue_nums: WS0:9307	WS1:9321	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687552 {40:16384,72:14336,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1179648 {72:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 245760 {8:30720,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmflatency = 958 
max_icnt2mem_latency = 558 
maxmrqlatency = 602 
max_icnt2sh_latency = 120 
averagemflatency = 213 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 187 
avg_icnt2sh_latency = 17 
mrq_lat_table:95 	15 	30 	39 	84 	127 	212 	431 	480 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38511 	7979 	634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6824 	17213 	15580 	6234 	1320 	286 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	28865 	9623 	7991 	645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       733       823         0         0      1523      1435      1512      1437         0         0         0         0         0         0         0         0 
dram[1]:       299       922         0         0      1467      1458      1366      1399         0         0         0         0         0         0         0         0 
dram[2]:       285       233         0         0      1557      1543      1442      1652         0         0         0         0         0         0         0         0 
dram[3]:       594      1341         0         0      1399      1410      1323      1363         0         0         0         0         0         0         0         0 
dram[4]:       296       974         0         0      1383      1478      1590      1625         0         0         0         0         0         0         0         0 
dram[5]:       281       807         0         0      1323      1323      1606      1634         0         0         0         0         0         0         0         0 
dram[6]:       233       573         0         0      1354      1422      1587      1615         0         0         0         0         0         0         0         0 
dram[7]:       233       578         0         0      1350      1327      1602      1631         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan 45.000000 45.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1547/50 = 30.940001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2120
min_bank_accesses = 0!
chip skew: 272/264 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        58        58        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2034
min_bank_accesses = 0!
chip skew: 256/244 = 1.05
average mf latency per bank:
dram[0]:       9804     27764    none      none        1684      1469      1626      1413    none      none      none      none      none      none      none      none  
dram[1]:      28317     30931    none      none        1379      1352      1331      1305    none      none      none      none      none      none      none      none  
dram[2]:      27224     26001    none      none        1707      1474      1638      1449    none      none      none      none      none      none      none      none  
dram[3]:      26468     28747    none      none        1369      1357      1335      1323    none      none      none      none      none      none      none      none  
dram[4]:      29130     28533    none      none        1675      1506      1655      1413    none      none      none      none      none      none      none      none  
dram[5]:      28354     30026    none      none        1342      1353      1339      1343    none      none      none      none      none      none      none      none  
dram[6]:      28608     27795    none      none        1804      1542      1708      1420    none      none      none      none      none      none      none      none  
dram[7]:      27918     30061    none      none        1370      1402      1353      1361    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        462       432       686       483       895       718       708       732         0         0         0         0         0         0         0         0
dram[1]:        389       460       668       501       886       799       743       649         0         0         0         0         0         0         0         0
dram[2]:        456       450       690       534       926       800       671       793         0         0         0         0         0         0         0         0
dram[3]:        384       399       679       435       788       743       709       673         0         0         0         0         0         0         0         0
dram[4]:        557       448       588       467       657       958       760       706         0         0         0         0         0         0         0         0
dram[5]:        424       493       576       509       620       651       786       723         0         0         0         0         0         0         0         0
dram[6]:        551       434       598       457       674       709       715       637         0         0         0         0         0         0         0         0
dram[7]:        416       491       578       503       677       734       812       749         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46479 n_nop=45941 n_act=8 n_pre=2 n_ref_event=0 n_req=196 n_rd=16 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02272
n_activity=1622 dram_eff=0.651
bk0: 12a 46401i bk1: 4a 46460i bk2: 0a 46480i bk3: 0a 46481i bk4: 64a 45256i bk5: 64a 45238i bk6: 64a 45308i bk7: 64a 45278i bk8: 0a 46475i bk9: 0a 46478i bk10: 0a 46478i bk11: 0a 46478i bk12: 0a 46479i bk13: 0a 46479i bk14: 0a 46480i bk15: 0a 46480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.376812
Bank_Level_Parallism_Col = 3.422043
Bank_Level_Parallism_Ready = 2.390152
write_to_read_ratio_blp_rw_average = 0.511929
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022720 
total_CMD = 46479 
util_bw = 1056 
Wasted_Col = 444 
Wasted_Row = 24 
Idle = 44955 

BW Util Bottlenecks: 
RCDc_limit = 51 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 670 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 46479 
n_nop = 45941 
Read = 16 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 196 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 528 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.011360 
Either_Row_CoL_Bus_Util = 0.011575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.244906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24491
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46479 n_nop=45953 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02238
n_activity=1526 dram_eff=0.6815
bk0: 4a 46462i bk1: 4a 46462i bk2: 0a 46480i bk3: 0a 46481i bk4: 64a 45283i bk5: 64a 45264i bk6: 64a 45323i bk7: 64a 45295i bk8: 0a 46476i bk9: 0a 46476i bk10: 0a 46477i bk11: 0a 46478i bk12: 0a 46479i bk13: 0a 46480i bk14: 0a 46480i bk15: 0a 46480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.432414
Bank_Level_Parallism_Col = 3.437759
Bank_Level_Parallism_Ready = 2.276923
write_to_read_ratio_blp_rw_average = 0.490549
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022376 
total_CMD = 46479 
util_bw = 1040 
Wasted_Col = 415 
Wasted_Row = 0 
Idle = 45024 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 26 
WTRc_limit = 620 
RTWc_limit = 630 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 620 
RTWc_limit_alone = 630 

Commands details: 
total_CMD = 46479 
n_nop = 45953 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.011188 
Either_Row_CoL_Bus_Util = 0.011317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.227974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46479 n_nop=45953 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02238
n_activity=1528 dram_eff=0.6806
bk0: 4a 46462i bk1: 4a 46463i bk2: 0a 46481i bk3: 0a 46482i bk4: 64a 45307i bk5: 64a 45295i bk6: 64a 45397i bk7: 64a 45297i bk8: 0a 46475i bk9: 0a 46476i bk10: 0a 46478i bk11: 0a 46478i bk12: 0a 46478i bk13: 0a 46479i bk14: 0a 46479i bk15: 0a 46479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.314422
Bank_Level_Parallism_Col = 3.319397
Bank_Level_Parallism_Ready = 2.228846
write_to_read_ratio_blp_rw_average = 0.507311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022376 
total_CMD = 46479 
util_bw = 1040 
Wasted_Col = 427 
Wasted_Row = 0 
Idle = 45012 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 17 
WTRc_limit = 576 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 46479 
n_nop = 45953 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.011188 
Either_Row_CoL_Bus_Util = 0.011317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.363218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46479 n_nop=45953 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02238
n_activity=1535 dram_eff=0.6775
bk0: 4a 46462i bk1: 4a 46462i bk2: 0a 46480i bk3: 0a 46480i bk4: 64a 45310i bk5: 64a 45301i bk6: 64a 45304i bk7: 64a 45283i bk8: 0a 46475i bk9: 0a 46477i bk10: 0a 46477i bk11: 0a 46477i bk12: 0a 46479i bk13: 0a 46480i bk14: 0a 46481i bk15: 0a 46481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.379358
Bank_Level_Parallism_Col = 3.382192
Bank_Level_Parallism_Ready = 2.300000
write_to_read_ratio_blp_rw_average = 0.509646
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022376 
total_CMD = 46479 
util_bw = 1040 
Wasted_Col = 428 
Wasted_Row = 0 
Idle = 45011 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 28 
WTRc_limit = 597 
RTWc_limit = 661 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 597 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 46479 
n_nop = 45953 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.011188 
Either_Row_CoL_Bus_Util = 0.011317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.087566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08757
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46479 n_nop=45953 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02238
n_activity=1636 dram_eff=0.6357
bk0: 4a 46462i bk1: 4a 46462i bk2: 0a 46481i bk3: 0a 46481i bk4: 64a 45630i bk5: 64a 45374i bk6: 64a 45357i bk7: 64a 45367i bk8: 0a 46475i bk9: 0a 46476i bk10: 0a 46478i bk11: 0a 46478i bk12: 0a 46478i bk13: 0a 46478i bk14: 0a 46481i bk15: 0a 46481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.821497
Bank_Level_Parallism_Col = 2.823605
Bank_Level_Parallism_Ready = 2.119231
write_to_read_ratio_blp_rw_average = 0.523145
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022376 
total_CMD = 46479 
util_bw = 1040 
Wasted_Col = 528 
Wasted_Row = 0 
Idle = 44911 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 46479 
n_nop = 45953 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.011188 
Either_Row_CoL_Bus_Util = 0.011317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.305622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30562
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46479 n_nop=45953 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02238
n_activity=1605 dram_eff=0.648
bk0: 4a 46461i bk1: 4a 46462i bk2: 0a 46480i bk3: 0a 46480i bk4: 64a 45467i bk5: 64a 45430i bk6: 64a 45396i bk7: 64a 45391i bk8: 0a 46477i bk9: 0a 46478i bk10: 0a 46478i bk11: 0a 46479i bk12: 0a 46479i bk13: 0a 46479i bk14: 0a 46479i bk15: 0a 46479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.908676
Bank_Level_Parallism_Col = 2.906536
Bank_Level_Parallism_Ready = 2.063462
write_to_read_ratio_blp_rw_average = 0.506590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022376 
total_CMD = 46479 
util_bw = 1040 
Wasted_Col = 498 
Wasted_Row = 0 
Idle = 44941 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 593 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 593 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 46479 
n_nop = 45953 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.011188 
Either_Row_CoL_Bus_Util = 0.011317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.162676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16268
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46479 n_nop=45965 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=8 n_rd_L2_A=256 n_write=244 n_wr_bk=0 bw_util=0.02186
n_activity=1596 dram_eff=0.6366
bk0: 4a 46463i bk1: 4a 46463i bk2: 0a 46481i bk3: 0a 46482i bk4: 64a 45563i bk5: 64a 45495i bk6: 64a 45435i bk7: 64a 45422i bk8: 0a 46474i bk9: 0a 46477i bk10: 0a 46477i bk11: 0a 46477i bk12: 0a 46477i bk13: 0a 46478i bk14: 0a 46481i bk15: 0a 46481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.967213
Bank_Level_Parallism = 2.729922
Bank_Level_Parallism_Col = 2.730045
Bank_Level_Parallism_Ready = 2.031496
write_to_read_ratio_blp_rw_average = 0.515466
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021859 
total_CMD = 46479 
util_bw = 1016 
Wasted_Col = 531 
Wasted_Row = 0 
Idle = 44932 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 660 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 46479 
n_nop = 45965 
Read = 8 
Write = 244 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 508 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.010930 
Either_Row_CoL_Bus_Util = 0.011059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.067622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46479 n_nop=45955 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02229
n_activity=1572 dram_eff=0.659
bk0: 4a 46461i bk1: 4a 46462i bk2: 0a 46482i bk3: 0a 46482i bk4: 64a 45459i bk5: 64a 45417i bk6: 64a 45349i bk7: 64a 45356i bk8: 0a 46476i bk9: 0a 46476i bk10: 0a 46476i bk11: 0a 46477i bk12: 0a 46478i bk13: 0a 46479i bk14: 0a 46480i bk15: 0a 46480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.056338
Bank_Level_Parallism_Col = 3.060524
Bank_Level_Parallism_Ready = 2.125483
write_to_read_ratio_blp_rw_average = 0.503306
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022290 
total_CMD = 46479 
util_bw = 1036 
Wasted_Col = 461 
Wasted_Row = 0 
Idle = 44982 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 12 
WTRc_limit = 577 
RTWc_limit = 653 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 577 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 46479 
n_nop = 45955 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.011145 
Either_Row_CoL_Bus_Util = 0.011274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.245853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24585

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3004, Miss = 35, Miss_rate = 0.012, Pending_hits = 87, Reservation_fails = 1
L2_cache_bank[1]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[2]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[3]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[5]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[6]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[7]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 2
L2_cache_bank[9]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 47, Reservation_fails = 7
L2_cache_bank[10]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[12]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[13]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 48, Reservation_fails = 4
L2_cache_bank[14]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 1
L2_cache_bank[15]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 50, Reservation_fails = 3
L2_total_cache_accesses = 47464
L2_total_cache_misses = 530
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 825
L2_total_cache_reservation_fails = 37
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29703
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 301
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 301
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 340
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37
L2_cache_data_port_util = 0.159
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=81632
icnt_total_pkts_simt_to_mem=92520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5615
	minimum = 6
	maximum = 104
Network latency average = 14.147
	minimum = 6
	maximum = 96
Slowest packet = 92797
Flit latency average = 14.3887
	minimum = 6
	maximum = 94
Slowest flit = 169807
Fragmentation average = 0.0612793
	minimum = 0
	maximum = 57
Injected packet rate average = 0.0668735
	minimum = 0 (at node 36)
	maximum = 0.10449 (at node 0)
Accepted packet rate average = 0.0668735
	minimum = 0 (at node 36)
	maximum = 0.10449 (at node 0)
Injected flit rate average = 0.133747
	minimum = 0 (at node 36)
	maximum = 0.20898 (at node 0)
Accepted flit rate average= 0.133747
	minimum = 0 (at node 36)
	maximum = 0.20898 (at node 0)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0093 (16 samples)
	minimum = 6 (16 samples)
	maximum = 197.438 (16 samples)
Network latency average = 17.3514 (16 samples)
	minimum = 6 (16 samples)
	maximum = 166.5 (16 samples)
Flit latency average = 17.5437 (16 samples)
	minimum = 6 (16 samples)
	maximum = 164.812 (16 samples)
Fragmentation average = 0.0978683 (16 samples)
	minimum = 0 (16 samples)
	maximum = 71.3125 (16 samples)
Injected packet rate average = 0.0619963 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.101486 (16 samples)
Accepted packet rate average = 0.0619963 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.101486 (16 samples)
Injected flit rate average = 0.119248 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.214191 (16 samples)
Accepted flit rate average = 0.119248 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.195654 (16 samples)
Injected packet size average = 1.92346 (16 samples)
Accepted packet size average = 1.92346 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 345429 (inst/sec)
gpgpu_simulation_rate = 1245 (cycle/sec)
gpgpu_silicon_slowdown = 1290763x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose diagonal          , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
Test passed
GPGPU-Sim: *** exit detected ***
