# LDPC_Dec

VLSI implementation of QC-LDPC decoder using min-sum algorithm  
○ Layered architecture  
○ Parallel CNU design  
○ Parameterized modules in Verilog RTL  
