// Seed: 444723249
module module_0 #(
    parameter id_2 = 32'd26,
    parameter id_3 = 32'd40
);
  logic [7:0] id_1, _id_2, _id_3, id_4;
  assign id_4[id_3] = id_3 == 1;
  wire [-1 : id_2  !=  1] id_5;
  assign id_5 = id_1;
  wire [id_2 : -1] id_6;
endmodule
module module_1 #(
    parameter id_31 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    _id_31,
    id_32,
    id_33,
    id_34
);
  output wire id_34;
  output wire id_33;
  input wire id_32;
  input wire _id_31;
  output wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output logic [7:0] id_19;
  input wire id_18;
  inout wire id_17;
  inout logic [7:0] id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_35 = 1 == (1);
  always @(negedge 1) id_16[id_31] = -1;
  module_0 modCall_1 ();
  wire  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ;
endmodule
