<?xml version="1.0" encoding="UTF-8"?>
<rpt>
	<heads>
		<h><![CDATA[HqFpga(TM) Release V2.14.4 (Winter 2023) Build 021824]]></h>
		<h><![CDATA[[资源位置分配报告]]]></h>
	</heads>
	<subheads>
		<sh name="日期">Mon Feb 26 00:57:16 2024</sh>
		<sh name="器件">SA5Z-30-D1-8U213C</sh>
	</subheads>
	<sec title="IO端口位置" >
		<tbl>
			<cols>
				<c>端口名</c>
				<c>方向</c>
				<c>位置</c>
				<c>IO标准</c>
				<c>Bank</c>
				<c>VCCIO</c>
				<c>DRIVE</c>
				<c>SLEWRATE</c>
				<c>PULLMODE</c>
			</cols>

			<r>
				<v>clk_27M</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>clk_25M</v> <v>INPUT</v> <v>H13</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>clk_p3</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>clk_p4</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>clk_p5</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>flash_miso</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>swdclk</v> <v>INPUT</v> <v>H1</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>key_pin[2]</v> <v>INPUT</v> <v>F5</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>key_pin[1]</v> <v>INPUT</v> <v>E5</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>key_pin[0]</v> <v>INPUT</v> <v>D5</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>uart_DAP_rx</v> <v>INPUT</v> <v>C5</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>UP</v>
			</r>
			<r>
				<v>uart_ch340_rx</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>sd_miso</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>w5500_rstn</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>w5500_intn</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>w5500_miso</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>led_core</v> <v>OUTPUT</v> <v>B6</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>pll_i2c_scl</v> <v>OUTPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[18]</v> <v>OUTPUT</v> <v>R5</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[17]</v> <v>OUTPUT</v> <v>P15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[16]</v> <v>OUTPUT</v> <v>R15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[15]</v> <v>OUTPUT</v> <v>P14</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[14]</v> <v>OUTPUT</v> <v>P4</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[13]</v> <v>OUTPUT</v> <v>R4</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[12]</v> <v>OUTPUT</v> <v>P3</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[11]</v> <v>OUTPUT</v> <v>R3</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[10]</v> <v>OUTPUT</v> <v>R2</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[9]</v> <v>OUTPUT</v> <v>M3</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[8]</v> <v>OUTPUT</v> <v>N3</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[7]</v> <v>OUTPUT</v> <v>L5</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[6]</v> <v>OUTPUT</v> <v>M4</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[5]</v> <v>OUTPUT</v> <v>N5</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[4]</v> <v>OUTPUT</v> <v>M12</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[3]</v> <v>OUTPUT</v> <v>N14</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[2]</v> <v>OUTPUT</v> <v>N15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[1]</v> <v>OUTPUT</v> <v>M13</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[0]</v> <v>OUTPUT</v> <v>L11</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nWE</v> <v>OUTPUT</v> <v>L6</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nOE</v> <v>OUTPUT</v> <v>R14</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nCE</v> <v>OUTPUT</v> <v>N12</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nLB</v> <v>OUTPUT</v> <v>R13</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nUB</v> <v>OUTPUT</v> <v>P13</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>flash_sclk</v> <v>OUTPUT</v> <v>A1</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>flash_cs</v> <v>OUTPUT</v> <v>A8</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>flash_mosi</v> <v>OUTPUT</v> <v>G2</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>led_pin[3]</v> <v>OUTPUT</v> <v>E14</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>led_pin[2]</v> <v>OUTPUT</v> <v>F14</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>led_pin[1]</v> <v>OUTPUT</v> <v>G15</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>led_pin[0]</v> <v>OUTPUT</v> <v>D15</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>beep_pin</v> <v>OUTPUT</v> <v>E13</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>uart_DAP_tx</v> <v>OUTPUT</v> <v>C12</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>UP</v>
			</r>
			<r>
				<v>uart_ch340_tx</v> <v>OUTPUT</v> <v>E12</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>UP</v>
			</r>
			<r>
				<v>sd_sclk</v> <v>OUTPUT</v> <v>E11</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>sd_cs</v> <v>OUTPUT</v> <v>D11</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>sd_mosi</v> <v>OUTPUT</v> <v>D12</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>w5500_sclk</v> <v>OUTPUT</v> <v>L15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>w5500_cs</v> <v>OUTPUT</v> <v>K9</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>w5500_mosi</v> <v>OUTPUT</v> <v>M15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>seg7_SH_CP</v> <v>OUTPUT</v> <v>E4</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>seg7_ST_CP</v> <v>OUTPUT</v> <v>G6</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>seg7_DS</v> <v>OUTPUT</v> <v>H2</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>i2c_scl</v> <v>OUTPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>osc_c6_pin</v> <v>OUTPUT</v> <v>C6</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>pll_i2c_sda</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[15]</v> <v>INOUT</v> <v>P9</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[14]</v> <v>INOUT</v> <v>R9</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[13]</v> <v>INOUT</v> <v>P8</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[12]</v> <v>INOUT</v> <v>R8</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[11]</v> <v>INOUT</v> <v>P7</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[10]</v> <v>INOUT</v> <v>R7</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[9]</v> <v>INOUT</v> <v>P6</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[8]</v> <v>INOUT</v> <v>P5</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[7]</v> <v>INOUT</v> <v>N6</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[6]</v> <v>INOUT</v> <v>L7</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[5]</v> <v>INOUT</v> <v>N7</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[4]</v> <v>INOUT</v> <v>N8</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[3]</v> <v>INOUT</v> <v>L9</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[2]</v> <v>INOUT</v> <v>L10</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[1]</v> <v>INOUT</v> <v>M10</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>SRAM_DQ[0]</v> <v>INOUT</v> <v>M11</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>swddio</v> <v>INOUT</v> <v>C1</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>i2c_sda</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
		</tbl>
	</sec>
	<sec title="单元位置" >
		<tbl>
			<cols>
				<c>元件</c>
				<c>元件类型</c>
				<c>位置</c>
			</cols>

			<r>
				<v>SRAM_DQ[15]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B70C</v>
			</r>
			<r>
				<v>SRAM_DQ[14]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B70D</v>
			</r>
			<r>
				<v>SRAM_DQ[13]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B67C</v>
			</r>
			<r>
				<v>SRAM_DQ[12]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B67D</v>
			</r>
			<r>
				<v>SRAM_DQ[11]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B64C</v>
			</r>
			<r>
				<v>SRAM_DQ[10]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B64D</v>
			</r>
			<r>
				<v>SRAM_DQ[9]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B61C</v>
			</r>
			<r>
				<v>SRAM_DQ[8]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B58C</v>
			</r>
			<r>
				<v>SRAM_DQ[7]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B64A</v>
			</r>
			<r>
				<v>SRAM_DQ[6]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B54A</v>
			</r>
			<r>
				<v>SRAM_DQ[5]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B67A</v>
			</r>
			<r>
				<v>SRAM_DQ[4]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B67B</v>
			</r>
			<r>
				<v>SRAM_DQ[3]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B70A</v>
			</r>
			<r>
				<v>SRAM_DQ[2]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B70B</v>
			</r>
			<r>
				<v>SRAM_DQ[1]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B79A</v>
			</r>
			<r>
				<v>SRAM_DQ[0]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B79B</v>
			</r>
			<r>
				<v>SRAM_ADDR[18]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B61D</v>
			</r>
			<r>
				<v>SRAM_ADDR[17]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B92D</v>
			</r>
			<r>
				<v>SRAM_ADDR[16]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B89D</v>
			</r>
			<r>
				<v>SRAM_ADDR[15]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B82D</v>
			</r>
			<r>
				<v>SRAM_ADDR[14]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B54C</v>
			</r>
			<r>
				<v>SRAM_ADDR[13]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B58D</v>
			</r>
			<r>
				<v>SRAM_ADDR[12]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B51C</v>
			</r>
			<r>
				<v>SRAM_ADDR[11]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B54D</v>
			</r>
			<r>
				<v>SRAM_ADDR[10]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B51D</v>
			</r>
			<r>
				<v>SRAM_ADDR[9]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B58A</v>
			</r>
			<r>
				<v>SRAM_ADDR[8]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B61B</v>
			</r>
			<r>
				<v>SRAM_ADDR[7]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B61A</v>
			</r>
			<r>
				<v>SRAM_ADDR[6]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B58B</v>
			</r>
			<r>
				<v>SRAM_ADDR[5]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B64B</v>
			</r>
			<r>
				<v>SRAM_ADDR[4]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B92A</v>
			</r>
			<r>
				<v>SRAM_ADDR[3]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B92C</v>
			</r>
			<r>
				<v>SRAM_ADDR[2]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B95D</v>
			</r>
			<r>
				<v>SRAM_ADDR[1]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B92B</v>
			</r>
			<r>
				<v>SRAM_ADDR[0]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B85C</v>
			</r>
			<r>
				<v>SRAM_nWE_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B54B</v>
			</r>
			<r>
				<v>SRAM_nOE_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B89C</v>
			</r>
			<r>
				<v>SRAM_nCE_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B79C</v>
			</r>
			<r>
				<v>SRAM_nLB_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B82C</v>
			</r>
			<r>
				<v>SRAM_nUB_MGIOL</v> <v>IOLOGIC</v> <v>IOL_B79D</v>
			</r>
			<r>
				<v>led_pin[3]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T92D</v>
			</r>
			<r>
				<v>led_pin[2]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T92A</v>
			</r>
			<r>
				<v>led_pin[1]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T92B</v>
			</r>
			<r>
				<v>led_pin[0]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T95D</v>
			</r>
			<r>
				<v>seg7_SH_CP_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T37C</v>
			</r>
			<r>
				<v>seg7_ST_CP_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T40B</v>
			</r>
			<r>
				<v>seg7_DS_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T16A</v>
			</r>
			<r>
				<v>osc_c6_pin_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T43C</v>
			</r>
			<r>
				<v>PLL_25to200_1/PLLInst_0</v> <v>PLL_25K</v> <v>LPLL1</v>
			</r>
			<r>
				<v>cm3inst/inst</v> <v>CM3</v> <v>CM3</v>
			</r>
			<r>
				<v>led_wf1/n_35[1]</v> <v>SLICEL</v> <v>R25C77M</v>
			</r>
			<r>
				<v>led_wf1/n_35[5]</v> <v>SLICEL</v> <v>R25C78M</v>
			</r>
			<r>
				<v>led_wf1/n_35[9]</v> <v>SLICEL</v> <v>R25C79M</v>
			</r>
			<r>
				<v>led_wf1/n_35[13]</v> <v>SLICEL</v> <v>R25C80M</v>
			</r>
			<r>
				<v>led_wf1/n_35[17]</v> <v>SLICEL</v> <v>R25C81M</v>
			</r>
			<r>
				<v>led_wf1/n_35[21]</v> <v>SLICEL</v> <v>R25C82M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/n_462[1]</v> <v>SLICEL</v> <v>R24C88L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/n_462[5]</v> <v>SLICEL</v> <v>R24C89L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/n_468[1]</v> <v>SLICEL</v> <v>R21C47L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/n_468[5]</v> <v>SLICEL</v> <v>R21C48L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/n_471</v> <v>SLICEL</v> <v>R26C16M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[0]</v> <v>SLICEL</v> <v>R27C61M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[1]</v> <v>SLICEL</v> <v>R27C61L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[2]</v> <v>SLICEL</v> <v>R27C53M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[3]</v> <v>SLICEL</v> <v>R30C49M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[4]</v> <v>SLICEL</v> <v>R27C49L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[5]</v> <v>SLICEL</v> <v>R27C49M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[6]</v> <v>SLICEL</v> <v>R27C52L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[7]</v> <v>SLICEL</v> <v>R29C50M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[8]</v> <v>SLICEL</v> <v>R26C55L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[9]</v> <v>SLICEL</v> <v>R27C50M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[10]</v> <v>SLICEL</v> <v>R27C54L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[11]</v> <v>SLICEL</v> <v>R27C52M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[12]</v> <v>SLICEL</v> <v>R27C51M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[13]</v> <v>SLICEL</v> <v>R27C50L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[14]</v> <v>SLICEL</v> <v>R27C54M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[15]</v> <v>SLICEL</v> <v>R27C53L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[16]</v> <v>SLICEL</v> <v>R27C25M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[17]</v> <v>SLICEL</v> <v>R23C18M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[18]</v> <v>SLICEL</v> <v>R23C19M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[19]</v> <v>SLICEL</v> <v>R23C19L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[20]</v> <v>SLICEL</v> <v>R27C19M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[21]</v> <v>SLICEL</v> <v>R27C31M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[22]</v> <v>SLICEL</v> <v>R25C17L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[23]</v> <v>SLICEL</v> <v>R22C21L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[24]</v> <v>SLICEL</v> <v>R22C19L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[25]</v> <v>SLICEL</v> <v>R22C19M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[26]</v> <v>SLICEL</v> <v>R22C20M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[27]</v> <v>SLICEL</v> <v>R22C21M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[28]</v> <v>SLICEL</v> <v>R22C17M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[29]</v> <v>SLICEL</v> <v>R22C17L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[30]</v> <v>SLICEL</v> <v>R22C20L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HRDATA[31]</v> <v>SLICEL</v> <v>R27C34L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/seg_2_dec[0]</v> <v>SLICEL</v> <v>R22C15L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/seg_2_dec[1]</v> <v>SLICEL</v> <v>R23C15M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/seg_2_dec[2]</v> <v>SLICEL</v> <v>R23C16M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/seg_2_dec[3]</v> <v>SLICEL</v> <v>R23C16L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/seg_2_dec[4]</v> <v>SLICEL</v> <v>R22C15M</v>
			</r>
			<r>
				<v>seg7_DS_c</v> <v>SLICEL</v> <v>R21C44M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/seg_data_shifer_reg[5]</v> <v>SLICEL</v> <v>R22C45L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/seg_data_shifer_reg[4]</v> <v>SLICEL</v> <v>R21C45M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/n_513</v> <v>SLICEL</v> <v>R21C45L</v>
			</r>
			<r>
				<v>inst_extracted_iHQX0_rkd_8</v> <v>SLICEL</v> <v>R26C16L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/byte_strobe[1]</v> <v>SLICEL</v> <v>R25C15M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/trans_req</v> <v>SLICEL</v> <v>R27C14L</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/n_210</v> <v>SLICEL</v> <v>R31C62M</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/n_166</v> <v>SLICEL</v> <v>R30C57L</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/nxt_oe_n</v> <v>SLICEL</v> <v>R30C61L</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/reg_byte_mask[1]</v> <v>SLICEL</v> <v>R30C63M</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/n_202</v> <v>SLICEL</v> <v>R30C61M</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/reg_rd_req</v> <v>SLICEL</v> <v>R30C62L</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/DATAOUT[10]</v> <v>SLICEL</v> <v>R29C15L</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/DATAOUT[2]</v> <v>SLICEL</v> <v>R26C19L</v>
			</r>
			<r>
				<v>led_wf1/cnt[6]</v> <v>SLICEL</v> <v>R25C78L</v>
			</r>
			<r>
				<v>led_wf1/cnt[8]</v> <v>SLICEL</v> <v>R24C79L</v>
			</r>
			<r>
				<v>led_wf1/cnt[15]</v> <v>SLICEL</v> <v>R25C79L</v>
			</r>
			<r>
				<v>led_wf1/_i_2/_i_0_rkd_12</v> <v>SLICEL</v> <v>R25C80L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP1HRDATA[3]</v> <v>SLICEL</v> <v>R24C14L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP1HRDATA[12]</v> <v>SLICEL</v> <v>R22C14L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP1HRDATA[14]</v> <v>SLICEL</v> <v>R24C16L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP1HRDATA[15]</v> <v>SLICEL</v> <v>R23C14L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP1HRDATA[19]</v> <v>SLICEL</v> <v>R24C16M</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP1HRDATA[25]</v> <v>SLICEL</v> <v>R23C15L</v>
			</r>
			<r>
				<v>cm3inst/TARGEXP0HREADYOUT</v> <v>SLICEL</v> <v>R30C62M</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/DONE</v> <v>SLICEL</v> <v>R31C61L</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/n_123</v> <v>SLICEL</v> <v>R30C63L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/clk_1M_cnt[7]</v> <v>SLICEL</v> <v>R23C88L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/clk_DRV</v> <v>SLICEL</v> <v>R23C88M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/n_408</v> <v>SLICEL</v> <v>R25C15L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/HC595_CLK_CNT[4]</v> <v>SLICEL</v> <v>R21C46L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/seg_data_shifer_reg[11]</v> <v>SLICEL</v> <v>R22C44L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/seg_data_shifer_reg[15]</v> <v>SLICEL</v> <v>R22C44M</v>
			</r>
			<r>
				<v>cm3inst/ahb_sram1/n_57</v> <v>SLICEL</v> <v>R30C19L</v>
			</r>
			<r>
				<v>led_wf1/n_3</v> <v>SLICEL</v> <v>R25C81L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/clk_1M_cnt[0]</v> <v>SLICEL</v> <v>R24C88M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/HC595_CLK_CNT[0]</v> <v>SLICEL</v> <v>R21C47M</v>
			</r>
			<r>
				<v>led_pin[2]_c</v> <v>SLICEL</v> <v>R24C81M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/addr[5]</v> <v>SLICEL</v> <v>R27C15L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/addr[7]</v> <v>SLICEL</v> <v>R27C16L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/addr[9]</v> <v>SLICEL</v> <v>R27C16M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/addr[11]</v> <v>SLICEL</v> <v>R26C15L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/addr[13]</v> <v>SLICEL</v> <v>R26C15M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_0[2]</v> <v>SLICEL</v> <v>R25C14L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_0[3]</v> <v>SLICEL</v> <v>R24C15L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_0[5]</v> <v>SLICEL</v> <v>R24C14M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_0[7]</v> <v>SLICEL</v> <v>R25C16L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_1[2]</v> <v>SLICEL</v> <v>R23C17M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_1[3]</v> <v>SLICEL</v> <v>R23C14M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_1[5]</v> <v>SLICEL</v> <v>R24C17M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_1[7]</v> <v>SLICEL</v> <v>R24C17L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_2[1]</v> <v>SLICEL</v> <v>R21C15M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_2[3]</v> <v>SLICEL</v> <v>R22C16L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_2[5]</v> <v>SLICEL</v> <v>R21C14L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_2[7]</v> <v>SLICEL</v> <v>R21C15L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_3[2]</v> <v>SLICEL</v> <v>R22C14M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_3[3]</v> <v>SLICEL</v> <v>R23C17L</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_3[5]</v> <v>SLICEL</v> <v>R22C16M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_3[7]</v> <v>SLICEL</v> <v>R21C14M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_4[3]</v> <v>SLICEL</v> <v>R24C15M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_4[4]</v> <v>SLICEL</v> <v>R25C14M</v>
			</r>
			<r>
				<v>cm3inst/seg_inst/segx_reg_4[7]</v> <v>SLICEL</v> <v>R25C16M</v>
			</r>
		</tbl>
	</sec>
</rpt>
