# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Projeto06_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade {C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade/paridade.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:27:16 on Mar 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade" C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade/paridade.v 
# -- Compiling module paridade
# 
# Top level modules:
# 	paridade
# End time: 10:27:16 on Mar 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade {C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade/paridade_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:27:16 on Mar 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade" C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade/paridade_tb.v 
# -- Compiling module paridade_tb
# 
# Top level modules:
# 	paridade_tb
# End time: 10:27:16 on Mar 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  paridade_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" paridade_tb 
# Start time: 10:27:18 on Mar 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.paridade_tb(fast)
# Loading work.paridade(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade/paridade_tb.v(26)
#    Time: 160 ns  Iteration: 0  Instance: /paridade_tb
# Break in Module paridade_tb at C:/Users/souza/OneDrive/Documentos/Projetos/Verilog/Projeto06_Paridade/paridade_tb.v line 26
# Causality operation skipped due to absence of debug database file
# End time: 10:30:01 on Mar 22,2024, Elapsed time: 0:02:43
# Errors: 0, Warnings: 1
