<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - interleaver_dut.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../interleaver_dut.vhd" target="rtwreport_document_frame" id="linkToText_plain">interleaver_dut.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/Copy_of_interleaver_model/interleaver_dut.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-02-05 08:22:23</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- data_out                      ce_out        1</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- valid_out                     ce_out        1</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- </span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="29">   29   </a>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- </span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- Module: interleaver_dut</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- Source Path: Copy_of_interleaver_model/interleaver_dut</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="38">   38   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="39">   39   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="40">   40   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a><span class="KW">ENTITY</span> interleaver_dut <span class="KW">IS</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="44">   44   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="45">   45   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>        input_bit                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>        valid                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>        end_rsvd                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="50">   50   </a>        data_out                          :   <span class="KW">OUT</span>   std_logic_vector(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="51">   51   </a>        valid_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="52">   52   </a>        );
</span><span><a class="LN" id="53">   53   </a><span class="KW">END</span> interleaver_dut;
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56">   56   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> interleaver_dut <span class="KW">IS</span>
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">COMPONENT</span> SinglePortRAM_singlebit
</span><span><a class="LN" id="60">   60   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="61">   61   </a>             DataWidth                    : integer
</span><span><a class="LN" id="62">   62   </a>             );
</span><span><a class="LN" id="63">   63   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>          din                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="66">   66   </a>          addr                            :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="67">   67   </a>          we                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="68">   68   </a>          dout                            :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="69">   69   </a>          );
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72">   72   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : SinglePortRAM_singlebit
</span><span><a class="LN" id="74">   74   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.SinglePortRAM_singlebit(rtl);
</span><span><a class="LN" id="75">   75   </a>
</span><span><a class="LN" id="76">   76   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> row_counter_out1                 : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">SIGNAL</span> column_counter_out1              : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">SIGNAL</span> Single_Port_RAM_out1             : std_logic;
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant2_out1        : std_logic;
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">SIGNAL</span> Single_Port_RAM1_out1            : std_logic;
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic;
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1                  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant3_out1        : std_logic;
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : std_logic;
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;
</span><span><a class="LN" id="92">   92   </a>
</span><span><a class="LN" id="93">   93   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="94" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">   94   </a>  u_Single_Port_RAM : SinglePortRAM_singlebit
</span><span><a class="LN" id="95" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">   95   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 15,
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">   96   </a>                 DataWidth =&gt; 1
</span><span><a class="LN" id="97" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">   97   </a>                 )
</span><span><a class="LN" id="98" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">   98   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="99" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">   99   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="100" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">  100   </a>              din =&gt; input_bit,
</span><span><a class="LN" id="101" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">  101   </a>              addr =&gt; std_logic_vector(row_counter_out1),
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">  102   </a>              we =&gt; Logical_Operator_out1,
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">  103   </a>              dout =&gt; Single_Port_RAM_out1
</span><span><a class="LN" id="104" href="matlab:coder.internal.code2model({'Copy_of_interleaver_model:56','Copy_of_interleaver_model:65','Copy_of_interleaver_model:66','Copy_of_interleaver_model:67','Copy_of_interleaver_model:75','Copy_of_interleaver_model:78','Copy_of_interleaver_model:80','Copy_of_interleaver_model:82','Copy_of_interleaver_model:83','Copy_of_interleaver_model:84','Copy_of_interleaver_model:85'})" name="code2model">  104   </a>              );
</span><span><a class="LN" id="105">  105   </a>
</span><span><a class="LN" id="106" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  106   </a>  u_Single_Port_RAM1 : SinglePortRAM_singlebit
</span><span><a class="LN" id="107" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  107   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 15,
</span><span><a class="LN" id="108" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  108   </a>                 DataWidth =&gt; 1
</span><span><a class="LN" id="109" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  109   </a>                 )
</span><span><a class="LN" id="110" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  110   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="111" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  111   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="112" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  112   </a>              din =&gt; input_bit,
</span><span><a class="LN" id="113" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  113   </a>              addr =&gt; std_logic_vector(row_counter_out1),
</span><span><a class="LN" id="114" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  114   </a>              we =&gt; Logical_Operator1_out1,
</span><span><a class="LN" id="115" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  115   </a>              dout =&gt; Single_Port_RAM1_out1
</span><span><a class="LN" id="116" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:58')" name="code2model">  116   </a>              );
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118">  118   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>
</span><span><a class="LN" id="121" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:62')" name="code2model">  121   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> row_counter_out1 = to_unsigned(16#5460#, 15) <span class="KW">ELSE</span>
</span><span><a class="LN" id="122" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:62')" name="code2model">  122   </a>      '0';
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="CT">--  count to value  = 21600</span>
</span><span><a class="LN" id="128" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  128   </a>  row_counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="129" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  129   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="130" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  130   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  131   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  132   </a>        row_counter_out1 &lt;= to_unsigned(16#0001#, 15);
</span><span><a class="LN" id="133" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  133   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="134" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  134   </a>        <span class="KW">IF</span> Compare_To_Constant_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="135" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  135   </a>          row_counter_out1 &lt;= to_unsigned(16#0001#, 15);
</span><span><a class="LN" id="136" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  136   </a>        <span class="KW">ELSIF</span> valid = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="137" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  137   </a>          <span class="KW">IF</span> row_counter_out1 &gt;= to_unsigned(16#5460#, 15) <span class="KW">THEN</span>
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  138   </a>            row_counter_out1 &lt;= to_unsigned(16#0001#, 15);
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  139   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="140" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  140   </a>            row_counter_out1 &lt;= row_counter_out1 + to_unsigned(16#0001#, 15);
</span><span><a class="LN" id="141" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  141   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="142" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  142   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="143" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  143   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="144" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  144   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="145" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:61')" name="code2model">  145   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> row_counter_process;
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147">  147   </a>
</span><span><a class="LN" id="148">  148   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="CT">--  count to value  = 2</span>
</span><span><a class="LN" id="152" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  152   </a>  column_counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="153" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  153   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="154" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  154   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="155" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  155   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="156" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  156   </a>        column_counter_out1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="157" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  157   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="158" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  158   </a>        <span class="KW">IF</span> end_rsvd = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="159" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  159   </a>          column_counter_out1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="160" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  160   </a>        <span class="KW">ELSIF</span> Compare_To_Constant_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="161" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  161   </a>          <span class="KW">IF</span> column_counter_out1 &gt;= to_unsigned(16#2#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="162" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  162   </a>            column_counter_out1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="163" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  163   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="164" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  164   </a>            column_counter_out1 &lt;= column_counter_out1 + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="165" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  165   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="166" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  166   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="167" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  167   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="168" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  168   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="169" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:63')" name="code2model">  169   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> column_counter_process;
</span><span><a class="LN" id="170">  170   </a>
</span><span><a class="LN" id="171">  171   </a>
</span><span><a class="LN" id="172">  172   </a>
</span><span><a class="LN" id="173" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:69')" name="code2model">  173   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> column_counter_out1 = to_unsigned(16#0#, 3) <span class="KW">ELSE</span>
</span><span><a class="LN" id="174" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:69')" name="code2model">  174   </a>      '0';
</span><span><a class="LN" id="175">  175   </a>
</span><span><a class="LN" id="176" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:70')" name="code2model">  176   </a>  Logical_Operator_out1 &lt;= Compare_To_Constant1_out1 <span class="KW">AND</span> valid;
</span><span><a class="LN" id="177">  177   </a>
</span><span><a class="LN" id="178">  178   </a>
</span><span><a class="LN" id="179" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:72')" name="code2model">  179   </a>  Compare_To_Constant2_out1 &lt;= '1' <span class="KW">WHEN</span> column_counter_out1 = to_unsigned(16#1#, 3) <span class="KW">ELSE</span>
</span><span><a class="LN" id="180" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:72')" name="code2model">  180   </a>      '0';
</span><span><a class="LN" id="181">  181   </a>
</span><span><a class="LN" id="182" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:71')" name="code2model">  182   </a>  Logical_Operator1_out1 &lt;= Compare_To_Constant2_out1 <span class="KW">AND</span> valid;
</span><span><a class="LN" id="183">  183   </a>
</span><span><a class="LN" id="184" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  184   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="185" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  185   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="186" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  186   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="187" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  187   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="188" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  188   </a>        Delay1_out1 &lt;= '0';
</span><span><a class="LN" id="189" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  189   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="190" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  190   </a>        Delay1_out1 &lt;= input_bit;
</span><span><a class="LN" id="191" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  191   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="192" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  192   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="193" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:88')" name="code2model">  193   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="194">  194   </a>
</span><span><a class="LN" id="195">  195   </a>
</span><span><a class="LN" id="196" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:57')" name="code2model">  196   </a>  Bit_Concat_out1 &lt;= unsigned'(Single_Port_RAM_out1 &amp; Single_Port_RAM1_out1 &amp; Delay1_out1);
</span><span><a class="LN" id="197">  197   </a>
</span><span><a class="LN" id="198">  198   </a>  data_out &lt;= std_logic_vector(Bit_Concat_out1);
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>
</span><span><a class="LN" id="201" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:73')" name="code2model">  201   </a>  Compare_To_Constant3_out1 &lt;= '1' <span class="KW">WHEN</span> column_counter_out1 = to_unsigned(16#2#, 3) <span class="KW">ELSE</span>
</span><span><a class="LN" id="202" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:73')" name="code2model">  202   </a>      '0';
</span><span><a class="LN" id="203">  203   </a>
</span><span><a class="LN" id="204" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  204   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="205" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  205   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="206" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  206   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="207" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  207   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="208" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  208   </a>        Delay_out1 &lt;= '0';
</span><span><a class="LN" id="209" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  209   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="210" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  210   </a>        Delay_out1 &lt;= Compare_To_Constant3_out1;
</span><span><a class="LN" id="211" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  211   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="212" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  212   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="213" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:87')" name="code2model">  213   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="214">  214   </a>
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216" href="matlab:coder.internal.code2model('Copy_of_interleaver_model:74')" name="code2model">  216   </a>  Logical_Operator2_out1 &lt;= Delay_out1 <span class="KW">AND</span> valid;
</span><span><a class="LN" id="217">  217   </a>
</span><span><a class="LN" id="218">  218   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="219">  219   </a>
</span><span><a class="LN" id="220">  220   </a>  valid_out &lt;= Logical_Operator2_out1;
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222">  222   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="223">  223   </a>
</span><span><a class="LN" id="224">  224   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
