{
    "op_hcompute_curved_stencil_7$inner_compute$rom_curvea0$7_garnet": 2,
    "op_hcompute_hw_output_global_wrapper_stencil_6_port_controller_garnet": 3,
    "op_hcompute_curved_stencil_9$inner_compute$rom_curvea0$9_garnet": 2,
    "op_hcompute_curved_stencil_8$inner_compute$rom_curvea0$8_garnet": 2,
    "op_hcompute_curved_stencil_5$inner_compute$rom_curvea0$5_garnet": 3,
    "op_hcompute_hw_output_global_wrapper_stencil_2_port_controller_garnet": 3,
    "op_hcompute_hw_output_global_wrapper_stencil_10_port_controller_garnet": 3,
    "op_hcompute_curved_stencil_6$inner_compute$rom_curvea0$6_garnet": 3,
    "op_hcompute_curved_stencil_3$inner_compute$rom_curvea0$3_garnet": 3,
    "op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_garnet": 3,
    "op_hcompute_hw_output_global_wrapper_stencil_11_port_controller_garnet": 2,
    "op_hcompute_curved_stencil_4$inner_compute$rom_curvea0$4_garnet": 1,
    "op_hcompute_curved_stencil_11$inner_compute$rom_curvea0$11_garnet": 1,
    "op_hcompute_hw_output_global_wrapper_stencil_5_port_controller_garnet": 0,
    "op_hcompute_hw_output_global_wrapper_stencil_3_port_controller_garnet": 2,
    "op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet": 3,
    "op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet": 3,
    "b_b_stencil$ub_b_b_stencil_BANK_0_garnet": 2,
    "op_hcompute_hw_output_global_wrapper_stencil_4_port_controller_garnet": 1,
    "op_hcompute_curved_stencil_10$inner_compute$rom_curvea0$10_garnet": 0,
    "hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_bank_8_garnet": 2,
    "op_hcompute_hw_output_global_wrapper_stencil_9_port_controller_garnet": 3,
    "op_hcompute_hw_output_global_wrapper_stencil_7_port_controller_garnet": 3,
    "op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet": 3,
    "hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_6_garnet": 2,
    "op_hcompute_hw_output_global_wrapper_stencil_port_controller_garnet": 2,
    "op_hcompute_hw_output_global_wrapper_stencil_8_port_controller_garnet": 3,
    "hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_7_garnet": 1,
    "hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_4_garnet": 2,
    "hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2_garnet": 0,
    "hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_3_garnet": 0,
    "g_gr_stencil$ub_g_gr_stencil_BANK_0_garnet": 0,
    "g_r_stencil$ub_g_r_stencil_BANK_0_garnet": 0,
    "g_b_stencil$ub_g_b_stencil_BANK_0_garnet": 2,
    "g_gb_stencil$ub_g_gb_stencil_BANK_0_garnet": 1,
    "r_gr_stencil$ub_r_gr_stencil_BANK_0_garnet": 2,
    "r_r_stencil$ub_r_r_stencil_BANK_0_garnet": 0,
    "hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_5_garnet": 2
}