// Seed: 3159028794
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  type_3(
      id_1 ** id_1, id_1
  );
  logic id_2;
  always @(negedge 1) begin
    id_2 = 1;
  end
endmodule
