Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 19 12:58:56 2020
| Host         : DESKTOP-VP2O40J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: sdiv/tmp_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg2/seg_decoder/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.227        0.000                      0                  224        0.153        0.000                      0                  224        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.227        0.000                      0                  224        0.153        0.000                      0                  224        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.138ns (27.163%)  route 3.052ns (72.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.666     9.276    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y48         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    seg2/seg_decoder/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.138ns (27.163%)  route 3.052ns (72.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.666     9.276    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y48         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    seg2/seg_decoder/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.138ns (27.163%)  route 3.052ns (72.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.666     9.276    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y48         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    seg2/seg_decoder/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.138ns (27.163%)  route 3.052ns (72.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.666     9.276    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y48         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    seg2/seg_decoder/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.138ns (27.183%)  route 3.048ns (72.817%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.663     9.273    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y44         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.445    14.786    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    14.502    seg2/seg_decoder/my_clk/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.138ns (27.183%)  route 3.048ns (72.817%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.663     9.273    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y44         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.445    14.786    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    14.502    seg2/seg_decoder/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.138ns (27.183%)  route 3.048ns (72.817%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.663     9.273    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y44         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.445    14.786    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    14.502    seg2/seg_decoder/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.138ns (27.183%)  route 3.048ns (72.817%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.663     9.273    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y44         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.445    14.786    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    14.502    seg2/seg_decoder/my_clk/div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.138ns (27.197%)  route 3.046ns (72.803%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.661     9.271    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y49         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    seg2/seg_decoder/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg2/seg_decoder/my_clk/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.138ns (27.197%)  route 3.046ns (72.803%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  seg2/seg_decoder/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.655     6.260    seg2/seg_decoder/my_clk/div_cnt[15]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.384 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.789    seg2/seg_decoder/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.913 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.217    seg2/seg_decoder/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.341 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.578     7.919    seg2/seg_decoder/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.043 f  seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.443     8.486    seg2/seg_decoder/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.610 r  seg2/seg_decoder/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.661     9.271    seg2/seg_decoder/my_clk/tmp_clk
    SLICE_X38Y49         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    seg2/seg_decoder/my_clk/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  seg2/seg_decoder/my_clk/div_cnt_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    seg2/seg_decoder/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  score_reg[2]/Q
                         net (fo=13, routed)          0.101     1.687    score_reg_n_0_[2]
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.732 r  score[5]_i_1/O
                         net (fo=1, routed)           0.000     1.732    score[5]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  score_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  score_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.121     1.579    score_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mag__reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mag__reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  mag__reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mag__reg[8]/Q
                         net (fo=3, routed)           0.121     1.707    mag__reg_n_0_[8]
    SLICE_X35Y43         FDSE                                         r  mag__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y43         FDSE                                         r  mag__reg[7]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y43         FDSE (Hold_fdse_C_D)         0.078     1.539    mag__reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mag__reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mag__reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mag__reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mag__reg[11]/Q
                         net (fo=3, routed)           0.119     1.705    mag__reg_n_0_[11]
    SLICE_X35Y44         FDSE                                         r  mag__reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y44         FDSE                                         r  mag__reg[10]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y44         FDSE (Hold_fdse_C_D)         0.070     1.531    mag__reg[10]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mag__reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mag__reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.805%)  route 0.116ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  mag__reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mag__reg[3]/Q
                         net (fo=3, routed)           0.116     1.702    mag__reg_n_0_[3]
    SLICE_X35Y43         FDRE                                         r  mag__reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  mag__reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.047     1.492    mag__reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mag__reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mag__reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.380%)  route 0.150ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  mag__reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mag__reg[13]/Q
                         net (fo=3, routed)           0.150     1.737    mag__reg_n_0_[13]
    SLICE_X35Y45         FDSE                                         r  mag__reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDSE                                         r  mag__reg[12]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDSE (Hold_fdse_C_D)         0.047     1.508    mag__reg[12]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.187ns (50.056%)  route 0.187ns (49.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  score_reg[2]/Q
                         net (fo=13, routed)          0.187     1.773    score_reg_n_0_[2]
    SLICE_X30Y42         LUT5 (Prop_lut5_I4_O)        0.046     1.819 r  score[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    score[4]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  score_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.131     1.589    score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.922%)  route 0.187ns (50.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  score_reg[2]/Q
                         net (fo=13, routed)          0.187     1.773    score_reg_n_0_[2]
    SLICE_X30Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.818 r  score[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    score[3]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  score_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.120     1.578    score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mag__reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mag__reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y45         FDSE                                         r  mag__reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  mag__reg[19]/Q
                         net (fo=3, routed)           0.181     1.768    mag__reg_n_0_[19]
    SLICE_X34Y46         FDRE                                         r  mag__reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  mag__reg[18]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.063     1.524    mag__reg[18]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mag__reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mag__reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.625%)  route 0.175ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y45         FDSE                                         r  mag__reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  mag__reg[15]/Q
                         net (fo=3, routed)           0.175     1.761    mag__reg_n_0_[15]
    SLICE_X35Y44         FDRE                                         r  mag__reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  mag__reg[14]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.047     1.508    mag__reg[14]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wait__reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait__reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  wait__reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  wait__reg/Q
                         net (fo=2, routed)           0.168     1.754    led_runner/dff5/wait_
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  led_runner/dff5/wait__i_1/O
                         net (fo=1, routed)           0.000     1.799    led_runner_n_17
    SLICE_X29Y42         FDRE                                         r  wait__reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  wait__reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.091     1.536    wait__reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   mag__reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   mag__reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   mag__reg[18]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   mag__reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   mag__reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   mag__reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   mag__reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   mag__reg[22]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   mag__reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   sdiv/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   sdiv/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   sdiv/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   sdiv/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   sdiv/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   sdiv/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   sdiv/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   sdiv/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   sdiv/div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   sdiv/div_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   mag__reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   mag__reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   mag__reg[18]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   mag__reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   mag__reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   mag__reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   mag__reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   mag__reg[22]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   mag__reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   mag__reg[2]/C



