INFO-FLOW: Workspace /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e opened at Mon Nov 11 16:38:34 PST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /home/minghe/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/minghe/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 1.23 sec.
Execute       source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.45 sec.
Execute     add_files -cflags -DMM_DYNAMIC_SIZES -O3 -DMM_SYNTHESIS -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -std=c++11 -DVITIS_MAJOR_VERSION=2024 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2024.1 -D__VITIS_HLS__ -I/home/minghe/gemm_hls/include -I/home/minghe/gemm_hls/hlslib/include -I/home/minghe/gemm_hls/build /home/minghe/gemm_hls/kernel/Compute.cpp /home/minghe/gemm_hls/kernel/Memory.cpp /home/minghe/gemm_hls/kernel/Top.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags -DMM_DYNAMIC_SIZES -O3 -DMM_SYNTHESIS -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -std=c++11 -DVITIS_MAJOR_VERSION=2024 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2024.1 -D__VITIS_HLS__ -I/home/minghe/gemm_hls/include -I/home/minghe/gemm_hls/hlslib/include -I/home/minghe/gemm_hls/build /home/minghe/gemm_hls/kernel/Compute.cpp /home/minghe/gemm_hls/kernel/Memory.cpp /home/minghe/gemm_hls/kernel/Top.cpp 
INFO: [HLS 200-10] Adding design file '/home/minghe/gemm_hls/kernel/Compute.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/minghe/gemm_hls/kernel/Memory.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/minghe/gemm_hls/kernel/Top.cpp' to the project
Execute     set_top MatrixMultiplicationKernel 
INFO: [HLS 200-1510] Running: set_top MatrixMultiplicationKernel 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 321.930 MB.
Execute         set_directive_top MatrixMultiplicationKernel -name=MatrixMultiplicationKernel 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../kernel/Compute.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../kernel/Compute.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../kernel/Compute.cpp -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/minghe/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/all.directive.json -E -DMM_DYNAMIC_SIZES -DMM_SYNTHESIS -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -std=c++11 -DVITIS_MAJOR_VERSION=2024 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2024.1 -D__VITIS_HLS__ -I/home/minghe/gemm_hls/include -I/home/minghe/gemm_hls/hlslib/include -I/home/minghe/gemm_hls/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.cpp.clang.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/clang.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/clang.err.log
WARNING: [HLS 207-5575] Only for/while/do loop or function body support the pipeline pragma (../kernel/Compute.cpp:48:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp std=c++11 -target fpga  -directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/.systemc_flag -fix-errors /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp std=c++11 -target fpga  -directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/all.directive.json -fix-errors /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.37 sec.
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp -DMM_DYNAMIC_SIZES -DMM_SYNTHESIS -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -std=c++11 -DVITIS_MAJOR_VERSION=2024 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2024.1 -D__VITIS_HLS__ -I/home/minghe/gemm_hls/include -I/home/minghe/gemm_hls/hlslib/include -I/home/minghe/gemm_hls/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.bc -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp.clang.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../kernel/Memory.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../kernel/Memory.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../kernel/Memory.cpp -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/minghe/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/all.directive.json -E -DMM_DYNAMIC_SIZES -DMM_SYNTHESIS -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -std=c++11 -DVITIS_MAJOR_VERSION=2024 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2024.1 -D__VITIS_HLS__ -I/home/minghe/gemm_hls/include -I/home/minghe/gemm_hls/hlslib/include -I/home/minghe/gemm_hls/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.cpp.clang.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/clang.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp std=c++11 -target fpga  -directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/.systemc_flag -fix-errors /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp std=c++11 -target fpga  -directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/all.directive.json -fix-errors /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.41 sec.
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp -DMM_DYNAMIC_SIZES -DMM_SYNTHESIS -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -std=c++11 -DVITIS_MAJOR_VERSION=2024 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2024.1 -D__VITIS_HLS__ -I/home/minghe/gemm_hls/include -I/home/minghe/gemm_hls/hlslib/include -I/home/minghe/gemm_hls/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.bc -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp.clang.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'size_n' (../kernel/Memory.cpp:12:70)
WARNING: [HLS 207-5292] unused parameter 'size_m' (../kernel/Memory.cpp:13:55)
WARNING: [HLS 207-5292] unused parameter 'size_n' (../kernel/Memory.cpp:37:32)
WARNING: [HLS 207-5292] unused parameter 'size_k' (../kernel/Memory.cpp:37:55)
WARNING: [HLS 207-5292] unused parameter 'size_n' (../kernel/Memory.cpp:47:52)
WARNING: [HLS 207-5292] unused parameter 'size_k' (../kernel/Memory.cpp:48:32)
WARNING: [HLS 207-5292] unused parameter 'size_k' (../kernel/Memory.cpp:324:58)
INFO: [HLS 200-10] Analyzing design file '../kernel/Top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../kernel/Top.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../kernel/Top.cpp -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/minghe/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/all.directive.json -E -DMM_DYNAMIC_SIZES -DMM_SYNTHESIS -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -std=c++11 -DVITIS_MAJOR_VERSION=2024 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2024.1 -D__VITIS_HLS__ -I/home/minghe/gemm_hls/include -I/home/minghe/gemm_hls/hlslib/include -I/home/minghe/gemm_hls/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.cpp.clang.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/clang.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  -directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/.systemc_flag -fix-errors /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  -directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/all.directive.json -fix-errors /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp std=c++11 -target fpga  
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.2 sec.
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp -- -std=c++11 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../kernel/Top.cpp:27:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 ../kernel/Top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../kernel/Top.cpp
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp -DMM_DYNAMIC_SIZES -DMM_SYNTHESIS -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -std=c++11 -DVITIS_MAJOR_VERSION=2024 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2024.1 -D__VITIS_HLS__ -I/home/minghe/gemm_hls/include -I/home/minghe/gemm_hls/hlslib/include -I/home/minghe/gemm_hls/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.bc -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp.clang.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.31 seconds. CPU system time: 1.55 seconds. Elapsed time: 15 seconds; current allocated memory: 330.914 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.0.bc -args  "/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.g.bc" "/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.g.bc" "/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.g.bc"  
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Compute.g.bc /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Memory.g.bc /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/Top.g.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.0.bc > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.1.lower.bc -args /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.1.lower.bc > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.2.m1.bc -args /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.2.m1.bc > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.31 sec.
Execute         run_link_or_opt -opt -out /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.3.fpc.bc -args /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MatrixMultiplicationKernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MatrixMultiplicationKernel -reflow-float-conversion -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.3.fpc.bc > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.65 sec.
Execute         run_link_or_opt -out /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.4.m2.bc -args /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.4.m2.bc > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.5.gdce.bc -args /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MatrixMultiplicationKernel 
INFO-FLOW: run_clang exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MatrixMultiplicationKernel -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.5.gdce.bc > /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/minghe/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=MatrixMultiplicationKernel -mllvm -hls-db-dir -mllvm /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.5.gdce.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e 2> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,343 Compile/Link /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,343 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 28,365 Unroll/Inline (step 1) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 28,365 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 22,654 Unroll/Inline (step 2) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,654 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 19,717 Unroll/Inline (step 3) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,717 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,674 Unroll/Inline (step 4) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,674 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,214 Array/Struct (step 1) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,214 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,844 Array/Struct (step 2) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,844 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,168 Array/Struct (step 3) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,168 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,874 Array/Struct (step 4) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,874 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,891 Array/Struct (step 5) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,891 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 11,148 Performance (step 1) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,148 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,795 Performance (step 2) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,795 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,585 Performance (step 3) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,585 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,579 Performance (step 4) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,579 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,925 HW Transforms (step 1) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,925 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,514 HW Transforms (step 2) /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,514 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'TotalReadsFromA(unsigned int, unsigned int, unsigned int)' (/home/minghe/gemm_hls/include/MatrixMultiplication.h:123:36)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'TotalReadsFromA(unsigned int, unsigned int, unsigned int)' (/home/minghe/gemm_hls/include/MatrixMultiplication.h:123:59)
INFO: [HLS 214-131] Inlining function 'SizeKMemory(unsigned int)' into 'IndexA(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:16:60)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::DataPackProxy(hlslib::DataPack<float, 16>&, int)' into 'hlslib::DataPack<float, 16>::operator[](unsigned long)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:331:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::Get(int) const' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator float() const' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316:15)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::WriteBlocking(float const&, unsigned long)' into 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::WriteBlocking(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::WriteBlocking(float const&)' into 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::Push(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146:2)
INFO: [HLS 214-131] Inlining function 'IndexA(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:64:16)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::Push(float const&)' into '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:68:33)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator float() const' into '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:68:38)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator[](unsigned long)' into '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:68:38)
INFO: [HLS 214-131] Inlining function '_ReadAInner(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into 'void _ReadAInnerLoop<1u>(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:102:2)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:109:53)
INFO: [HLS 214-131] Inlining function 'void _ReadAInnerLoop<1u>(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:122:11)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:109:76)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:117:32)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:115:30)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromA(unsigned int, unsigned int, unsigned int)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:109:222)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::Pop()' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153:9)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 1>::DataPackProxy(hlslib::DataPack<float, 1>&, int)' into 'hlslib::DataPack<float, 1>::operator[](unsigned long)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:331:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::Set(int, float)' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 1>::operator=(float&&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301:8)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 1> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 1> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 1> const&)' into 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 1> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<float, 0ul, (hlslib::Storage)0>::Pop()' into 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' (../kernel/Memory.cpp:157:43)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 1> const&)' into 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' (../kernel/Memory.cpp:158:14)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 1>::operator=(float&&)' into 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' (../kernel/Memory.cpp:157:13)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator[](unsigned long)' into 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' (../kernel/Memory.cpp:157:5)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:167:53)
INFO: [HLS 214-131] Inlining function 'void _TransposeAInner<1u>(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:177:9)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:167:76)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromA(unsigned int, unsigned int, unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:167:127)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:174:32)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:172:30)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' (/home/minghe/gemm_hls/include/MatrixMultiplication.h:131:36)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' (/home/minghe/gemm_hls/include/MatrixMultiplication.h:131:59)
INFO: [HLS 214-131] Inlining function 'SizeMMemory(unsigned int)' into 'IndexB(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:41:11)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 16> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 16> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 16> const&)' into 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 16> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146:2)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:268:53)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 16> const&)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:282:7)
INFO: [HLS 214-131] Inlining function 'IndexB(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:282:19)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:275:32)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:273:30)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:268:157)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ReadB(hlslib::DataPack<float, 16> const*, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:268:76)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Pop()' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153:9)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::DataPackProxy(hlslib::DataPack<float, 8>&, int) (.3)' into 'hlslib::DataPack<float, 8>::operator[](unsigned long) (.1)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:331:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Set(int, float)' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::operator=(float&&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301:8)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 8> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 8> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<float, 8> const&)' into 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146:2)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:294:27)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:318:14)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::operator=(float&&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:316:17)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:294:112)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long) (.1)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:316:2)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator float() const' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:316:19)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:297:27)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator[](unsigned long)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:316:19)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:297:151)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator=(hlslib::DataPack<float, 16>&&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:310:20)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Pop()' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:310:27)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:303:12)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153:9)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:404:52)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:432:22)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator=(hlslib::DataPack<float, 8> const&)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:430:19)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator=(hlslib::DataPack<float, 8> const&)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:428:26)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator=(hlslib::DataPack<float, 8>&&)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:427:19)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:427:32)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:404:75)
INFO: [HLS 214-131] Inlining function 'TotalReadsFromB(unsigned int, unsigned int, unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:404:147)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:408:28)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:409:28)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Pop()' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Set(int, float)' into 'hlslib::DataPack<float, 8>::Fill(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:193:2)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Fill(float const&)' into 'hlslib::DataPack<float, 8>::DataPack(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:134:2)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::Get(int) const' into 'hlslib::DataPack<float, 1>::operator[](unsigned long) const' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Get(int) const' into 'hlslib::DataPack<float, 8>::operator[](unsigned long) const' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239:9)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::DataPackProxy(hlslib::DataPack<float, 8>&, int)' into 'hlslib::DataPack<float, 8>::operator[](unsigned long)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:331:9)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::Set(int, float)' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::operator=(float const&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296:8)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:38:24)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator=(hlslib::DataPack<float, 1> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:184:18)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:184:27)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 1> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:171:16)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator=(hlslib::DataPack<float, 8> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:141:51)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 8>::operator=(float const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:137:28)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:49:20)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator=(hlslib::DataPack<float, 1>&&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:49:14)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:137:17)
INFO: [HLS 214-131] Inlining function 'float hlslib::op::Sum<float>::Apply<float const&, float const&>(float const&, float const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:133:38)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long) const' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:131:35)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:54:30)
INFO: [HLS 214-131] Inlining function 'float hlslib::op::Product<float>::Apply<float, float>(float&&, float&&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:129:37)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long) const' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:129:66)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:56:32)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator[](unsigned long) const' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:129:56)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::DataPack(float const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:118:40)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:80:55)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:84:37)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 1>::operator=(hlslib::DataPack<float, 1> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:87:63)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 8> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:103:24)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 1> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:94:24)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::Set(int, float)' into 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator=(float&&)' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301:8)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:333:28)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Push(hlslib::DataPack<float, 16> const&)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:349:16)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<float, 16>::operator=(float&&)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:346:45)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:335:30)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator[](unsigned long)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:346:2)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 8>::operator[](unsigned long) const' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:346:47)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>::Pop()' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:342:34)
INFO: [HLS 214-131] Inlining function 'SizeMMemory(unsigned int)' into 'IndexC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:50:51)
INFO: [HLS 214-131] Inlining function 'OuterTilesN(unsigned int)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:368:30)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<float, 16>::operator=(hlslib::DataPack<float, 16> const&)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:380:69)
INFO: [HLS 214-131] Inlining function 'IndexC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:380:20)
INFO: [HLS 214-131] Inlining function 'SizeMMemory(unsigned int)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:379:51)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>::Pop()' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:377:24)
INFO: [HLS 214-131] Inlining function 'OuterTilesM(unsigned int)' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:370:32)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'a' for cosimulation. (../kernel/Top.cpp:18:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'b' for cosimulation. (../kernel/Top.cpp:18:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'c' for cosimulation. (../kernel/Top.cpp:18:0)
INFO: [HLS 214-291] Loop 'ConvertWidthB_Compute' is marked as complete unroll implied by the pipeline pragma (../kernel/Memory.cpp:344:9)
INFO: [HLS 214-291] Loop 'Unroll_N' is marked as complete unroll implied by the pipeline pragma (../kernel/Compute.cpp:109:13)
INFO: [HLS 214-291] Loop 'DataPack_Fill' is marked as complete unroll implied by the pipeline pragma (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:191:5)
INFO: [HLS 214-291] Loop 'Unroll_M' is marked as complete unroll implied by the pipeline pragma (../kernel/Compute.cpp:121:15)
INFO: [HLS 214-291] Loop 'ConvertWidthB_Compute' is marked as complete unroll implied by the pipeline pragma (../kernel/Memory.cpp:314:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'ReadA_Unroll' is marked as complete unroll implied by the pipeline pragma (../kernel/Memory.cpp:66:3)
WARNING: [HLS 214-327] Dependence pragma in loop 'VITIS_LOOP_95_1' (../kernel/Top.cpp:95:20) is removed because the loop is unrolled completely (../kernel/Top.cpp:97:9)
WARNING: [HLS 214-327] Dependence pragma in loop 'VITIS_LOOP_95_1' (../kernel/Top.cpp:95:20) is removed because the loop is unrolled completely (../kernel/Top.cpp:98:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (../kernel/Top.cpp:95:20) in function 'MatrixMultiplicationKernel' completely with a factor of 32 (../kernel/Top.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'ConvertWidthB_Compute' (../kernel/Memory.cpp:344:9) in function 'ConvertWidthC' completely with a factor of 8 (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-186] Unrolling loop 'Unroll_N' (../kernel/Compute.cpp:109:13) in function 'ProcessingElement' completely with a factor of 1 (../kernel/Compute.cpp:18:0)
WARNING: [HLS 214-327] Dependence pragma in loop 'Unroll_M' (../kernel/Compute.cpp:121:15) is removed because the loop is unrolled completely (../kernel/Compute.cpp:138:9)
INFO: [HLS 214-186] Unrolling loop 'Unroll_M' (../kernel/Compute.cpp:121:15) in function 'ProcessingElement' completely with a factor of 8 (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'DataPack_Fill' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:191:5) in function 'ProcessingElement' completely with a factor of 8 (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'ConvertWidthB_Compute' (../kernel/Memory.cpp:314:7) in function 'ConvertWidthB' completely with a factor of 8 (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'hlslib::DataPack<float, 8>::DataPack' completely with a factor of 1 (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:126:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'hlslib::DataPack<float, 16>::DataPack' completely with a factor of 1 (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:126:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'hlslib::DataPack<float, 1>::DataPack' completely with a factor of 1 (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:126:0)
INFO: [HLS 214-186] Unrolling loop 'ReadA_Unroll' (../kernel/Memory.cpp:66:3) in function 'ReadA' completely with a factor of 16 (../kernel/Memory.cpp:108:0)
WARNING: [HLS 214-366] Duplicating function 'hlslib::DataPack<float, 8>::DataPack()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../kernel/Compute.cpp:26:18)
WARNING: [HLS 214-366] Duplicating function 'hlslib::DataPack<float, 8>::DataPack()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../kernel/Memory.cpp:417:24)
WARNING: [HLS 214-366] Duplicating function 'hlslib::DataPack<float, 1>::DataPack()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199:17)
WARNING: [HLS 214-366] Duplicating function 'hlslib::DataPack<float, 1>::DataPack()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../kernel/Memory.cpp:156:17)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::from_range(ap_uint<32> const&)' into 'ReadA(hlslib::DataPack<float, 16> const*, hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 1>::DataPack() (.43)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::to_range(float const&)' into 'TransposeA(hlslib::Stream<float, 0ul, (hlslib::Storage)0>*, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 16>::DataPack()' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack()' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::from_range(ap_uint<32> const&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::to_range(float const&)' into 'ConvertWidthB(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack() (.42)' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:401:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack()' into 'FeedB(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:401:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 1>::DataPack()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack() (.42)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 1>::DataPack() (.43)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack()' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::from_range(ap_uint<32> const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::to_range(float const&)' into 'ProcessingElement(hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 1>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int, unsigned int)' (../kernel/Compute.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 16>::DataPack()' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 8>::DataPack()' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::from_range(ap_uint<32> const&)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-178] Inlining function 'hlslib::detail::TypeHandler<float>::to_range(float const&)' into 'ConvertWidthC(hlslib::Stream<hlslib::DataPack<float, 8>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:325:0)
INFO: [HLS 214-178] Inlining function 'hlslib::DataPack<float, 16>::DataPack()' into 'WriteC(hlslib::Stream<hlslib::DataPack<float, 16>, 0ul, (hlslib::Storage)0>&, hlslib::DataPack<float, 16>*, unsigned int, unsigned int, unsigned int)' (../kernel/Memory.cpp:363:0)
INFO: [HLS 214-248] Applying array_partition to 'cBuffer': Complete partitioning on dimension 2. (../kernel/Compute.cpp:26:18)
INFO: [HLS 214-248] Applying array_partition to 'aSplit': Complete partitioning on dimension 1. (../kernel/Top.cpp:37:17)
INFO: [HLS 214-248] Applying array_partition to 'aPipes': Complete partitioning on dimension 1. (../kernel/Top.cpp:51:25)
INFO: [HLS 214-248] Applying array_partition to 'bPipes': Complete partitioning on dimension 1. (../kernel/Top.cpp:55:25)
INFO: [HLS 214-248] Applying array_partition to 'cPipes': Complete partitioning on dimension 1. (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_0' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_1' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_2' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_3' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_4' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_5' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_6' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_7' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_8' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_9' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_10' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_11' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_12' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_13' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_14' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aSplit_15' with compact=bit mode in 32-bits (../kernel/Top.cpp:37:17)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_0' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_1' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_2' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_3' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_4' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_5' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_6' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_7' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_8' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_9' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_10' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_11' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_12' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_13' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_14' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_15' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_16' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_17' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_18' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_19' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_20' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_21' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_22' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_23' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_24' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_25' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_26' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_27' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_28' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_29' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_30' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'aPipes_31' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'aPipes_32' with compact=bit mode in 32-bits (../kernel/Top.cpp:51:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_0' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_1' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_2' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_3' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_4' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_5' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_6' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_7' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_8' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_9' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_10' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_11' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_12' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_13' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_14' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_15' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_16' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_17' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_18' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_19' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_20' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_21' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_22' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_23' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_24' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_25' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_26' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_27' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_28' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_29' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_30' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bPipes_31' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'bPipes_32' with compact=bit mode in 256-bits (../kernel/Top.cpp:55:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_0' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_1' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_2' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_3' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_4' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_5' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_6' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_7' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_8' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_9' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_10' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_11' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_12' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_13' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_14' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_15' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_16' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_17' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_18' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_19' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_20' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_21' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_22' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_23' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_24' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_25' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_26' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_27' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_28' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_29' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_30' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cPipes_31' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'cPipes_32' with compact=bit mode in 256-bits (../kernel/Top.cpp:59:25)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at ../kernel/Compute.cpp:23:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at ../kernel/Compute.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< InitializeABuffer_Inner> at ../kernel/Compute.cpp:31:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at ../kernel/Memory.cpp:417:24 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'Collapse_K'. (../kernel/Compute.cpp:60:7)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 512 in loop 'ReadB_BufferB_M1'(../kernel/Memory.cpp:279:9) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../kernel/Memory.cpp:279:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/../../../kernel.xml -> /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.21 seconds. CPU system time: 0.68 seconds. Elapsed time: 20.87 seconds; current allocated memory: 347.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.320 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MatrixMultiplicationKernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.0.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 362.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.1.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.55 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.2.prechk.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 387.387 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.g.1.bc to /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.o.1.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'MatrixMultiplicationKernel' (../kernel/Top.cpp:10:1), detected/extracted 40 process function(s): 
	 'entry_proc'
	 'ReadA'
	 'TransposeA'
	 'ReadB'
	 'ConvertWidthB'
	 'FeedB'
	 'ProcessingElement.1'
	 'ProcessingElement.2'
	 'ProcessingElement.3'
	 'ProcessingElement.4'
	 'ProcessingElement.5'
	 'ProcessingElement.6'
	 'ProcessingElement.7'
	 'ProcessingElement.8'
	 'ProcessingElement.9'
	 'ProcessingElement.10'
	 'ProcessingElement.11'
	 'ProcessingElement.12'
	 'ProcessingElement.13'
	 'ProcessingElement.14'
	 'ProcessingElement.15'
	 'ProcessingElement.16'
	 'ProcessingElement.17'
	 'ProcessingElement.18'
	 'ProcessingElement.19'
	 'ProcessingElement.20'
	 'ProcessingElement.21'
	 'ProcessingElement.22'
	 'ProcessingElement.23'
	 'ProcessingElement.24'
	 'ProcessingElement.25'
	 'ProcessingElement.26'
	 'ProcessingElement.27'
	 'ProcessingElement.28'
	 'ProcessingElement.29'
	 'ProcessingElement.30'
	 'ProcessingElement.31'
	 'ProcessingElement'
	 'ConvertWidthC'
	 'WriteC'.
Command           transform done; 2.26 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.o.1.tmp.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.8'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.31'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.30'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.29'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.28'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.27'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.26'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.25'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.24'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.23'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.22'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.21'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.20'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.19'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.18'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.17'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.16'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.15'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.14'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.13'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.12'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.10'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernel/Compute.cpp:101:31) to (../kernel/Compute.cpp:67:11) in function 'ProcessingElement'... converting 3 basic blocks.
Command           transform done; 1.07 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.33 seconds; current allocated memory: 439.730 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.o.2.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'WriteC_N1'(../kernel/Memory.cpp:372:7) and 'WriteC_M1'(../kernel/Memory.cpp:374:9) in function 'WriteC' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WriteC_OuterTile_M'(../kernel/Memory.cpp:370:5) and 'WriteC_N1'(../kernel/Memory.cpp:372:7) in function 'WriteC' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'WriteC_OuterTile_M'(../kernel/Memory.cpp:370:5)  in function 'WriteC' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:376:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'WriteC_OuterTile_N'(../kernel/Memory.cpp:368:3) and 'WriteC_OuterTile_M'(../kernel/Memory.cpp:370:5) in function 'WriteC' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'TransposeA_K'(../kernel/Memory.cpp:176:7) and 'VITIS_LOOP_153_1'(../kernel/Memory.cpp:153:20) in function 'TransposeA' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'TransposeA_K'(../kernel/Memory.cpp:176:7)  in function 'TransposeA' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:155:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'TransposeA_M0'(../kernel/Memory.cpp:174:5)  in function 'TransposeA' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:155:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadB_K'(../kernel/Memory.cpp:277:7) and 'ReadB_BufferB_M1'(../kernel/Memory.cpp:279:9) in function 'ReadB' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ReadB_K'(../kernel/Memory.cpp:277:7)  in function 'ReadB' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:281:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadB_OuterTile_M'(../kernel/Memory.cpp:275:5) and 'ReadB_K'(../kernel/Memory.cpp:277:7) in function 'ReadB' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ReadB_OuterTile_M'(../kernel/Memory.cpp:275:5)  in function 'ReadB' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:281:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadA_N1'(../kernel/Memory.cpp:121:9) and 'ReadA_N2'(../kernel/Memory.cpp:99:3) in function 'ReadA' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadA_K0'(../kernel/Memory.cpp:119:7) and 'ReadA_N1'(../kernel/Memory.cpp:121:9) in function 'ReadA' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ReadA_K0'(../kernel/Memory.cpp:119:7)  in function 'ReadA' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:101:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ReadA_M0'(../kernel/Memory.cpp:117:5)  in function 'ReadA' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:101:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadA_N0'(../kernel/Memory.cpp:115:3) and 'ReadA_M0'(../kernel/Memory.cpp:117:5) in function 'ReadA' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.7' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.7' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.6' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.6' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.31' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.31' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.30' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.30' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.29' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.29' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.28' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.28' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.27' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.27' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.26' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.26' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.25' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.25' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.24' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.24' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.23' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.23' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.22' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.22' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.21' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.21' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.20' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.20' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.19' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.19' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.18' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.18' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.17' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.17' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.16' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.16' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.15' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.15' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.14' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.14' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.13' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.13' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.12' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.12' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.11' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.11' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.10' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.10' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'InitializeABuffer_Inner'(../kernel/Compute.cpp:31:3) and 'InitializeABuffer_Outer'(../kernel/Compute.cpp:35:7) in function 'ProcessingElement.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Pipeline_N'(../kernel/Compute.cpp:64:9) and 'Pipeline_M'(../kernel/Compute.cpp:67:11) in function 'ProcessingElement' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'FeedB_Pipeline_N'(../kernel/Memory.cpp:420:9) and 'FeedB_Pipeline_M'(../kernel/Memory.cpp:422:11) in function 'FeedB' into perfectly nested loops.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'ConvertWidthC_M'(../kernel/Memory.cpp:335:5)  in function 'ConvertWidthC' is always greater than zero so that the loop_flatten pragma (../kernel/Memory.cpp:341:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
INFO: [XFORM 203-541] Flattening a loop nest 'WriteC_N1' (../kernel/Memory.cpp:372:7) in function 'WriteC'.
INFO: [XFORM 203-541] Flattening a loop nest 'WriteC_OuterTile_M' (../kernel/Memory.cpp:370:5) in function 'WriteC'.
INFO: [XFORM 203-541] Flattening a loop nest 'WriteC_OuterTile_N' (../kernel/Memory.cpp:368:3) in function 'WriteC'.
INFO: [XFORM 203-541] Flattening a loop nest 'TransposeA_K' (../kernel/Memory.cpp:176:7) in function 'TransposeA'.
INFO: [XFORM 203-541] Flattening a loop nest 'TransposeA_M0' (../kernel/Memory.cpp:174:5) in function 'TransposeA'.
INFO: [XFORM 203-541] Flattening a loop nest 'TransposeA_N0' (../kernel/Memory.cpp:172:3) in function 'TransposeA'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadB_K' (../kernel/Memory.cpp:277:7) in function 'ReadB'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadB_OuterTile_M' (../kernel/Memory.cpp:275:5) in function 'ReadB'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadB_OuterTile_N' (../kernel/Memory.cpp:273:3) in function 'ReadB'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadA_N1' (../kernel/Memory.cpp:121:9) in function 'ReadA'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadA_K0' (../kernel/Memory.cpp:119:7) in function 'ReadA'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadA_M0' (../kernel/Memory.cpp:117:5) in function 'ReadA'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadA_N0' (../kernel/Memory.cpp:115:3) in function 'ReadA'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.9'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.8'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.7'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.6'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.5'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.4'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.31'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.31'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.30'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.30'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.3'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.29'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.29'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.28'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.28'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.27'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.27'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.26'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.26'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.25'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.25'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.24'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.24'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.23'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.23'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.22'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.22'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.21'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.21'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.20'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.20'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.2'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.19'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.19'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.18'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.17'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.16'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.15'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.14'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.13'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.13'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.12'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.11'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.10'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'InitializeABuffer_Inner' (../kernel/Compute.cpp:31:3) in function 'ProcessingElement.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement.1'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pipeline_N' (../kernel/Compute.cpp:64:9) in function 'ProcessingElement'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:102:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
WARNING: [HLS 200-1946] Dependence pragma (../kernel/Compute.cpp:88:9) in loop 'Pipeline_M' may become invalid because the loop was flattened with the outer loop 'Pipeline_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'FeedB_Pipeline_N' (../kernel/Memory.cpp:420:9) in function 'FeedB'.
INFO: [XFORM 203-541] Flattening a loop nest 'ConvertWidthC_M' (../kernel/Memory.cpp:335:5) in function 'ConvertWidthC'.
INFO: [XFORM 203-541] Flattening a loop nest 'ConvertWidthC_N' (../kernel/Memory.cpp:333:3) in function 'ConvertWidthC'.
INFO: [XFORM 203-541] Flattening a loop nest 'ConvertWidthB_Outer' (../kernel/Memory.cpp:302:3) in function 'ConvertWidthB'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'aBuffer' (../kernel/Compute.cpp:23).
Execute             auto_get_db
Command           transform done; 3.9 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.o.3.bc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-657] Generating channel cPipes_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cPipes_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-1449] Process ProcessingElement.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.7 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.10 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.11 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.12 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.13 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.14 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.15 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.16 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.17 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.18 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.19 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.20 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.21 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.22 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.23 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.24 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.25 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.26 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.27 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.28 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.29 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.30 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process ProcessingElement.31 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 1.27 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.67 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.17 seconds; current allocated memory: 2.427 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9.54 sec.
Command       elaborate done; 45.43 sec.
Execute       ap_eval exec zip -j /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MatrixMultiplicationKernel' ...
Execute         ap_set_top_model MatrixMultiplicationKernel 
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_1' to 'ProcessingElement_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_2' to 'ProcessingElement_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1_Pipeline_WriteC_Flattened' to 'ProcessingElement_1_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.1' to 'ProcessingElement_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_1' to 'ProcessingElement_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_2' to 'ProcessingElement_2_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2_Pipeline_WriteC_Flattened' to 'ProcessingElement_2_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.2' to 'ProcessingElement_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_1' to 'ProcessingElement_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_2' to 'ProcessingElement_3_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3_Pipeline_WriteC_Flattened' to 'ProcessingElement_3_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.3' to 'ProcessingElement_3'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_1' to 'ProcessingElement_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_2' to 'ProcessingElement_4_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4_Pipeline_WriteC_Flattened' to 'ProcessingElement_4_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.4' to 'ProcessingElement_4'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_1' to 'ProcessingElement_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_2' to 'ProcessingElement_5_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5_Pipeline_WriteC_Flattened' to 'ProcessingElement_5_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.5' to 'ProcessingElement_5'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_1' to 'ProcessingElement_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_2' to 'ProcessingElement_6_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6_Pipeline_WriteC_Flattened' to 'ProcessingElement_6_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.6' to 'ProcessingElement_6'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_1' to 'ProcessingElement_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_2' to 'ProcessingElement_7_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7_Pipeline_WriteC_Flattened' to 'ProcessingElement_7_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.7' to 'ProcessingElement_7'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_1' to 'ProcessingElement_8_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_2' to 'ProcessingElement_8_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8_Pipeline_WriteC_Flattened' to 'ProcessingElement_8_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.8' to 'ProcessingElement_8'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_1' to 'ProcessingElement_9_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_2' to 'ProcessingElement_9_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9_Pipeline_WriteC_Flattened' to 'ProcessingElement_9_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.9' to 'ProcessingElement_9'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_1' to 'ProcessingElement_10_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_2' to 'ProcessingElement_10_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10_Pipeline_WriteC_Flattened' to 'ProcessingElement_10_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.10' to 'ProcessingElement_10'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_1' to 'ProcessingElement_11_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_2' to 'ProcessingElement_11_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11_Pipeline_WriteC_Flattened' to 'ProcessingElement_11_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.11' to 'ProcessingElement_11'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_1' to 'ProcessingElement_12_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_2' to 'ProcessingElement_12_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12_Pipeline_WriteC_Flattened' to 'ProcessingElement_12_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.12' to 'ProcessingElement_12'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_1' to 'ProcessingElement_13_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_2' to 'ProcessingElement_13_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13_Pipeline_WriteC_Flattened' to 'ProcessingElement_13_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.13' to 'ProcessingElement_13'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_1' to 'ProcessingElement_14_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_2' to 'ProcessingElement_14_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14_Pipeline_WriteC_Flattened' to 'ProcessingElement_14_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.14' to 'ProcessingElement_14'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_1' to 'ProcessingElement_15_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_2' to 'ProcessingElement_15_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15_Pipeline_WriteC_Flattened' to 'ProcessingElement_15_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.15' to 'ProcessingElement_15'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_1' to 'ProcessingElement_16_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_2' to 'ProcessingElement_16_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16_Pipeline_WriteC_Flattened' to 'ProcessingElement_16_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.16' to 'ProcessingElement_16'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_1' to 'ProcessingElement_17_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_2' to 'ProcessingElement_17_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17_Pipeline_WriteC_Flattened' to 'ProcessingElement_17_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.17' to 'ProcessingElement_17'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_1' to 'ProcessingElement_18_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_2' to 'ProcessingElement_18_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18_Pipeline_WriteC_Flattened' to 'ProcessingElement_18_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.18' to 'ProcessingElement_18'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_1' to 'ProcessingElement_19_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_2' to 'ProcessingElement_19_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19_Pipeline_WriteC_Flattened' to 'ProcessingElement_19_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.19' to 'ProcessingElement_19'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_1' to 'ProcessingElement_20_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_2' to 'ProcessingElement_20_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20_Pipeline_WriteC_Flattened' to 'ProcessingElement_20_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.20' to 'ProcessingElement_20'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_1' to 'ProcessingElement_21_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_2' to 'ProcessingElement_21_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21_Pipeline_WriteC_Flattened' to 'ProcessingElement_21_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.21' to 'ProcessingElement_21'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_1' to 'ProcessingElement_22_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_2' to 'ProcessingElement_22_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22_Pipeline_WriteC_Flattened' to 'ProcessingElement_22_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.22' to 'ProcessingElement_22'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_1' to 'ProcessingElement_23_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_2' to 'ProcessingElement_23_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23_Pipeline_WriteC_Flattened' to 'ProcessingElement_23_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.23' to 'ProcessingElement_23'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_1' to 'ProcessingElement_24_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_2' to 'ProcessingElement_24_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24_Pipeline_WriteC_Flattened' to 'ProcessingElement_24_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.24' to 'ProcessingElement_24'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_1' to 'ProcessingElement_25_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_2' to 'ProcessingElement_25_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25_Pipeline_WriteC_Flattened' to 'ProcessingElement_25_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.25' to 'ProcessingElement_25'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_1' to 'ProcessingElement_26_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_2' to 'ProcessingElement_26_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26_Pipeline_WriteC_Flattened' to 'ProcessingElement_26_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.26' to 'ProcessingElement_26'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_1' to 'ProcessingElement_27_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_2' to 'ProcessingElement_27_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27_Pipeline_WriteC_Flattened' to 'ProcessingElement_27_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.27' to 'ProcessingElement_27'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_1' to 'ProcessingElement_28_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_2' to 'ProcessingElement_28_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28_Pipeline_WriteC_Flattened' to 'ProcessingElement_28_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.28' to 'ProcessingElement_28'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_1' to 'ProcessingElement_29_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_2' to 'ProcessingElement_29_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29_Pipeline_WriteC_Flattened' to 'ProcessingElement_29_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.29' to 'ProcessingElement_29'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_1' to 'ProcessingElement_30_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_2' to 'ProcessingElement_30_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30_Pipeline_WriteC_Flattened' to 'ProcessingElement_30_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.30' to 'ProcessingElement_30'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_1' to 'ProcessingElement_31_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_2' to 'ProcessingElement_31_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' to 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M' to 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31_Pipeline_WriteC_Flattened' to 'ProcessingElement_31_Pipeline_WriteC_Flattened'.
WARNING: [SYN 201-103] Legalizing function name 'ProcessingElement.31' to 'ProcessingElement_31'.
Command         ap_set_top_model done; 1.31 sec.
Execute         get_model_list MatrixMultiplicationKernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model MatrixMultiplicationKernel 
Execute         preproc_iomode -model WriteC 
Execute         preproc_iomode -model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
Execute         preproc_iomode -model ConvertWidthC 
Execute         preproc_iomode -model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
Execute         preproc_iomode -model ProcessingElement 
Execute         preproc_iomode -model ProcessingElement_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement_Pipeline_InitializeABuffer_Inner 
Execute         preproc_iomode -model ProcessingElement_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.31 
Execute         preproc_iomode -model ProcessingElement.31_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.31_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.31_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.30 
Execute         preproc_iomode -model ProcessingElement.30_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.30_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.30_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.29 
Execute         preproc_iomode -model ProcessingElement.29_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.29_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.29_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.28 
Execute         preproc_iomode -model ProcessingElement.28_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.28_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.28_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.27 
Execute         preproc_iomode -model ProcessingElement.27_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.27_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.27_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.26 
Execute         preproc_iomode -model ProcessingElement.26_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.26_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.26_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.25 
Execute         preproc_iomode -model ProcessingElement.25_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.25_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.25_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.24 
Execute         preproc_iomode -model ProcessingElement.24_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.24_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.24_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.23 
Execute         preproc_iomode -model ProcessingElement.23_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.23_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.23_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.22 
Execute         preproc_iomode -model ProcessingElement.22_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.22_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.22_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.21 
Execute         preproc_iomode -model ProcessingElement.21_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.21_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.21_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.20 
Execute         preproc_iomode -model ProcessingElement.20_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.20_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.20_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.19 
Execute         preproc_iomode -model ProcessingElement.19_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.19_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.19_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.18 
Execute         preproc_iomode -model ProcessingElement.18_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.18_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.18_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.17 
Execute         preproc_iomode -model ProcessingElement.17_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.17_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.17_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.16 
Execute         preproc_iomode -model ProcessingElement.16_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.16_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.16_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.15 
Execute         preproc_iomode -model ProcessingElement.15_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.15_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.15_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.14 
Execute         preproc_iomode -model ProcessingElement.14_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.14_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.14_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.13 
Execute         preproc_iomode -model ProcessingElement.13_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.13_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.13_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.12 
Execute         preproc_iomode -model ProcessingElement.12_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.12_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.12_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.11 
Execute         preproc_iomode -model ProcessingElement.11_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.11_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.11_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.10 
Execute         preproc_iomode -model ProcessingElement.10_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.10_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.10_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.9 
Execute         preproc_iomode -model ProcessingElement.9_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.9_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.9_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.8 
Execute         preproc_iomode -model ProcessingElement.8_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.8_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.8_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.7 
Execute         preproc_iomode -model ProcessingElement.7_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.7_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.7_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.6 
Execute         preproc_iomode -model ProcessingElement.6_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.6_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.6_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.5 
Execute         preproc_iomode -model ProcessingElement.5_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.5_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.5_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.4 
Execute         preproc_iomode -model ProcessingElement.4_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.4_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.4_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.3 
Execute         preproc_iomode -model ProcessingElement.3_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.3_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.3_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.2 
Execute         preproc_iomode -model ProcessingElement.2_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.2_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.2_Pipeline_1 
Execute         preproc_iomode -model ProcessingElement.1 
Execute         preproc_iomode -model ProcessingElement.1_Pipeline_WriteC_Flattened 
Execute         preproc_iomode -model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
Execute         preproc_iomode -model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         preproc_iomode -model ProcessingElement.1_Pipeline_2 
Execute         preproc_iomode -model ProcessingElement.1_Pipeline_1 
Execute         preproc_iomode -model FeedB 
Execute         preproc_iomode -model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
Execute         preproc_iomode -model FeedB_Pipeline_1 
Execute         preproc_iomode -model ConvertWidthB 
Execute         preproc_iomode -model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
Execute         preproc_iomode -model ReadB 
Execute         preproc_iomode -model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
Execute         preproc_iomode -model TransposeA 
Execute         preproc_iomode -model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
Execute         preproc_iomode -model ReadA 
Execute         preproc_iomode -model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
Execute         preproc_iomode -model entry_proc 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list MatrixMultiplicationKernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 ReadA TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 TransposeA ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 ReadB ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory ConvertWidthB FeedB_Pipeline_1 FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M FeedB ProcessingElement.1_Pipeline_1 ProcessingElement.1_Pipeline_2 ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.1_Pipeline_WriteC_Flattened ProcessingElement.1 ProcessingElement.2_Pipeline_1 ProcessingElement.2_Pipeline_2 ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.2_Pipeline_WriteC_Flattened ProcessingElement.2 ProcessingElement.3_Pipeline_1 ProcessingElement.3_Pipeline_2 ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.3_Pipeline_WriteC_Flattened ProcessingElement.3 ProcessingElement.4_Pipeline_1 ProcessingElement.4_Pipeline_2 ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.4_Pipeline_WriteC_Flattened ProcessingElement.4 ProcessingElement.5_Pipeline_1 ProcessingElement.5_Pipeline_2 ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.5_Pipeline_WriteC_Flattened ProcessingElement.5 ProcessingElement.6_Pipeline_1 ProcessingElement.6_Pipeline_2 ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.6_Pipeline_WriteC_Flattened ProcessingElement.6 ProcessingElement.7_Pipeline_1 ProcessingElement.7_Pipeline_2 ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.7_Pipeline_WriteC_Flattened ProcessingElement.7 ProcessingElement.8_Pipeline_1 ProcessingElement.8_Pipeline_2 ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.8_Pipeline_WriteC_Flattened ProcessingElement.8 ProcessingElement.9_Pipeline_1 ProcessingElement.9_Pipeline_2 ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.9_Pipeline_WriteC_Flattened ProcessingElement.9 ProcessingElement.10_Pipeline_1 ProcessingElement.10_Pipeline_2 ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.10_Pipeline_WriteC_Flattened ProcessingElement.10 ProcessingElement.11_Pipeline_1 ProcessingElement.11_Pipeline_2 ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.11_Pipeline_WriteC_Flattened ProcessingElement.11 ProcessingElement.12_Pipeline_1 ProcessingElement.12_Pipeline_2 ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.12_Pipeline_WriteC_Flattened ProcessingElement.12 ProcessingElement.13_Pipeline_1 ProcessingElement.13_Pipeline_2 ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.13_Pipeline_WriteC_Flattened ProcessingElement.13 ProcessingElement.14_Pipeline_1 ProcessingElement.14_Pipeline_2 ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.14_Pipeline_WriteC_Flattened ProcessingElement.14 ProcessingElement.15_Pipeline_1 ProcessingElement.15_Pipeline_2 ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.15_Pipeline_WriteC_Flattened ProcessingElement.15 ProcessingElement.16_Pipeline_1 ProcessingElement.16_Pipeline_2 ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.16_Pipeline_WriteC_Flattened ProcessingElement.16 ProcessingElement.17_Pipeline_1 ProcessingElement.17_Pipeline_2 ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.17_Pipeline_WriteC_Flattened ProcessingElement.17 ProcessingElement.18_Pipeline_1 ProcessingElement.18_Pipeline_2 ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.18_Pipeline_WriteC_Flattened ProcessingElement.18 ProcessingElement.19_Pipeline_1 ProcessingElement.19_Pipeline_2 ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.19_Pipeline_WriteC_Flattened ProcessingElement.19 ProcessingElement.20_Pipeline_1 ProcessingElement.20_Pipeline_2 ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.20_Pipeline_WriteC_Flattened ProcessingElement.20 ProcessingElement.21_Pipeline_1 ProcessingElement.21_Pipeline_2 ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.21_Pipeline_WriteC_Flattened ProcessingElement.21 ProcessingElement.22_Pipeline_1 ProcessingElement.22_Pipeline_2 ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.22_Pipeline_WriteC_Flattened ProcessingElement.22 ProcessingElement.23_Pipeline_1 ProcessingElement.23_Pipeline_2 ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.23_Pipeline_WriteC_Flattened ProcessingElement.23 ProcessingElement.24_Pipeline_1 ProcessingElement.24_Pipeline_2 ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.24_Pipeline_WriteC_Flattened ProcessingElement.24 ProcessingElement.25_Pipeline_1 ProcessingElement.25_Pipeline_2 ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.25_Pipeline_WriteC_Flattened ProcessingElement.25 ProcessingElement.26_Pipeline_1 ProcessingElement.26_Pipeline_2 ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.26_Pipeline_WriteC_Flattened ProcessingElement.26 ProcessingElement.27_Pipeline_1 ProcessingElement.27_Pipeline_2 ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.27_Pipeline_WriteC_Flattened ProcessingElement.27 ProcessingElement.28_Pipeline_1 ProcessingElement.28_Pipeline_2 ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.28_Pipeline_WriteC_Flattened ProcessingElement.28 ProcessingElement.29_Pipeline_1 ProcessingElement.29_Pipeline_2 ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.29_Pipeline_WriteC_Flattened ProcessingElement.29 ProcessingElement.30_Pipeline_1 ProcessingElement.30_Pipeline_2 ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.30_Pipeline_WriteC_Flattened ProcessingElement.30 ProcessingElement.31_Pipeline_1 ProcessingElement.31_Pipeline_2 ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.31_Pipeline_WriteC_Flattened ProcessingElement.31 ProcessingElement_Pipeline_1 ProcessingElement_Pipeline_2 ProcessingElement_Pipeline_InitializeABuffer_Inner ProcessingElement_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_Pipeline_WriteC_Flattened ProcessingElement ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 ConvertWidthC WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 WriteC MatrixMultiplicationKernel
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 ...
Execute         set_default_model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
Execute         apply_spec_resource_limit ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
INFO-FLOW: Configuring Module : ReadA ...
Execute         set_default_model ReadA 
Execute         apply_spec_resource_limit ReadA 
INFO-FLOW: Configuring Module : TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 ...
Execute         set_default_model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
Execute         apply_spec_resource_limit TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
INFO-FLOW: Configuring Module : TransposeA ...
Execute         set_default_model TransposeA 
Execute         apply_spec_resource_limit TransposeA 
INFO-FLOW: Configuring Module : ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 ...
Execute         set_default_model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
Execute         apply_spec_resource_limit ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
INFO-FLOW: Configuring Module : ReadB ...
Execute         set_default_model ReadB 
Execute         apply_spec_resource_limit ReadB 
INFO-FLOW: Configuring Module : ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory ...
Execute         set_default_model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
Execute         apply_spec_resource_limit ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
INFO-FLOW: Configuring Module : ConvertWidthB ...
Execute         set_default_model ConvertWidthB 
Execute         apply_spec_resource_limit ConvertWidthB 
INFO-FLOW: Configuring Module : FeedB_Pipeline_1 ...
Execute         set_default_model FeedB_Pipeline_1 
Execute         apply_spec_resource_limit FeedB_Pipeline_1 
INFO-FLOW: Configuring Module : FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M ...
Execute         set_default_model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
Execute         apply_spec_resource_limit FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
INFO-FLOW: Configuring Module : FeedB ...
Execute         set_default_model FeedB 
Execute         apply_spec_resource_limit FeedB 
INFO-FLOW: Configuring Module : ProcessingElement.1_Pipeline_1 ...
Execute         set_default_model ProcessingElement.1_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.1_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.1_Pipeline_2 ...
Execute         set_default_model ProcessingElement.1_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.1_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.1_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.1_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.1_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.1 ...
Execute         set_default_model ProcessingElement.1 
Execute         apply_spec_resource_limit ProcessingElement.1 
INFO-FLOW: Configuring Module : ProcessingElement.2_Pipeline_1 ...
Execute         set_default_model ProcessingElement.2_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.2_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.2_Pipeline_2 ...
Execute         set_default_model ProcessingElement.2_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.2_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.2_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.2_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.2_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.2 ...
Execute         set_default_model ProcessingElement.2 
Execute         apply_spec_resource_limit ProcessingElement.2 
INFO-FLOW: Configuring Module : ProcessingElement.3_Pipeline_1 ...
Execute         set_default_model ProcessingElement.3_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.3_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.3_Pipeline_2 ...
Execute         set_default_model ProcessingElement.3_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.3_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.3_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.3_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.3_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.3 ...
Execute         set_default_model ProcessingElement.3 
Execute         apply_spec_resource_limit ProcessingElement.3 
INFO-FLOW: Configuring Module : ProcessingElement.4_Pipeline_1 ...
Execute         set_default_model ProcessingElement.4_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.4_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.4_Pipeline_2 ...
Execute         set_default_model ProcessingElement.4_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.4_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.4_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.4_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.4_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.4 ...
Execute         set_default_model ProcessingElement.4 
Execute         apply_spec_resource_limit ProcessingElement.4 
INFO-FLOW: Configuring Module : ProcessingElement.5_Pipeline_1 ...
Execute         set_default_model ProcessingElement.5_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.5_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.5_Pipeline_2 ...
Execute         set_default_model ProcessingElement.5_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.5_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.5_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.5_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.5_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.5 ...
Execute         set_default_model ProcessingElement.5 
Execute         apply_spec_resource_limit ProcessingElement.5 
INFO-FLOW: Configuring Module : ProcessingElement.6_Pipeline_1 ...
Execute         set_default_model ProcessingElement.6_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.6_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.6_Pipeline_2 ...
Execute         set_default_model ProcessingElement.6_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.6_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.6_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.6_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.6_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.6 ...
Execute         set_default_model ProcessingElement.6 
Execute         apply_spec_resource_limit ProcessingElement.6 
INFO-FLOW: Configuring Module : ProcessingElement.7_Pipeline_1 ...
Execute         set_default_model ProcessingElement.7_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.7_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.7_Pipeline_2 ...
Execute         set_default_model ProcessingElement.7_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.7_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.7_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.7_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.7_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.7 ...
Execute         set_default_model ProcessingElement.7 
Execute         apply_spec_resource_limit ProcessingElement.7 
INFO-FLOW: Configuring Module : ProcessingElement.8_Pipeline_1 ...
Execute         set_default_model ProcessingElement.8_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.8_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.8_Pipeline_2 ...
Execute         set_default_model ProcessingElement.8_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.8_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.8_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.8_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.8_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.8 ...
Execute         set_default_model ProcessingElement.8 
Execute         apply_spec_resource_limit ProcessingElement.8 
INFO-FLOW: Configuring Module : ProcessingElement.9_Pipeline_1 ...
Execute         set_default_model ProcessingElement.9_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.9_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.9_Pipeline_2 ...
Execute         set_default_model ProcessingElement.9_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.9_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.9_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.9_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.9_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.9 ...
Execute         set_default_model ProcessingElement.9 
Execute         apply_spec_resource_limit ProcessingElement.9 
INFO-FLOW: Configuring Module : ProcessingElement.10_Pipeline_1 ...
Execute         set_default_model ProcessingElement.10_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.10_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.10_Pipeline_2 ...
Execute         set_default_model ProcessingElement.10_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.10_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.10_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.10_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.10_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.10 ...
Execute         set_default_model ProcessingElement.10 
Execute         apply_spec_resource_limit ProcessingElement.10 
INFO-FLOW: Configuring Module : ProcessingElement.11_Pipeline_1 ...
Execute         set_default_model ProcessingElement.11_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.11_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.11_Pipeline_2 ...
Execute         set_default_model ProcessingElement.11_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.11_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.11_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.11_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.11_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.11 ...
Execute         set_default_model ProcessingElement.11 
Execute         apply_spec_resource_limit ProcessingElement.11 
INFO-FLOW: Configuring Module : ProcessingElement.12_Pipeline_1 ...
Execute         set_default_model ProcessingElement.12_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.12_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.12_Pipeline_2 ...
Execute         set_default_model ProcessingElement.12_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.12_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.12_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.12_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.12_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.12 ...
Execute         set_default_model ProcessingElement.12 
Execute         apply_spec_resource_limit ProcessingElement.12 
INFO-FLOW: Configuring Module : ProcessingElement.13_Pipeline_1 ...
Execute         set_default_model ProcessingElement.13_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.13_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.13_Pipeline_2 ...
Execute         set_default_model ProcessingElement.13_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.13_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.13_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.13_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.13_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.13 ...
Execute         set_default_model ProcessingElement.13 
Execute         apply_spec_resource_limit ProcessingElement.13 
INFO-FLOW: Configuring Module : ProcessingElement.14_Pipeline_1 ...
Execute         set_default_model ProcessingElement.14_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.14_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.14_Pipeline_2 ...
Execute         set_default_model ProcessingElement.14_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.14_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.14_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.14_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.14_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.14 ...
Execute         set_default_model ProcessingElement.14 
Execute         apply_spec_resource_limit ProcessingElement.14 
INFO-FLOW: Configuring Module : ProcessingElement.15_Pipeline_1 ...
Execute         set_default_model ProcessingElement.15_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.15_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.15_Pipeline_2 ...
Execute         set_default_model ProcessingElement.15_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.15_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.15_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.15_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.15_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.15 ...
Execute         set_default_model ProcessingElement.15 
Execute         apply_spec_resource_limit ProcessingElement.15 
INFO-FLOW: Configuring Module : ProcessingElement.16_Pipeline_1 ...
Execute         set_default_model ProcessingElement.16_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.16_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.16_Pipeline_2 ...
Execute         set_default_model ProcessingElement.16_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.16_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.16_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.16_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.16_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.16 ...
Execute         set_default_model ProcessingElement.16 
Execute         apply_spec_resource_limit ProcessingElement.16 
INFO-FLOW: Configuring Module : ProcessingElement.17_Pipeline_1 ...
Execute         set_default_model ProcessingElement.17_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.17_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.17_Pipeline_2 ...
Execute         set_default_model ProcessingElement.17_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.17_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.17_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.17_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.17_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.17 ...
Execute         set_default_model ProcessingElement.17 
Execute         apply_spec_resource_limit ProcessingElement.17 
INFO-FLOW: Configuring Module : ProcessingElement.18_Pipeline_1 ...
Execute         set_default_model ProcessingElement.18_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.18_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.18_Pipeline_2 ...
Execute         set_default_model ProcessingElement.18_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.18_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.18_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.18_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.18_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.18 ...
Execute         set_default_model ProcessingElement.18 
Execute         apply_spec_resource_limit ProcessingElement.18 
INFO-FLOW: Configuring Module : ProcessingElement.19_Pipeline_1 ...
Execute         set_default_model ProcessingElement.19_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.19_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.19_Pipeline_2 ...
Execute         set_default_model ProcessingElement.19_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.19_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.19_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.19_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.19_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.19 ...
Execute         set_default_model ProcessingElement.19 
Execute         apply_spec_resource_limit ProcessingElement.19 
INFO-FLOW: Configuring Module : ProcessingElement.20_Pipeline_1 ...
Execute         set_default_model ProcessingElement.20_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.20_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.20_Pipeline_2 ...
Execute         set_default_model ProcessingElement.20_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.20_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.20_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.20_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.20_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.20 ...
Execute         set_default_model ProcessingElement.20 
Execute         apply_spec_resource_limit ProcessingElement.20 
INFO-FLOW: Configuring Module : ProcessingElement.21_Pipeline_1 ...
Execute         set_default_model ProcessingElement.21_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.21_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.21_Pipeline_2 ...
Execute         set_default_model ProcessingElement.21_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.21_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.21_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.21_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.21_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.21 ...
Execute         set_default_model ProcessingElement.21 
Execute         apply_spec_resource_limit ProcessingElement.21 
INFO-FLOW: Configuring Module : ProcessingElement.22_Pipeline_1 ...
Execute         set_default_model ProcessingElement.22_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.22_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.22_Pipeline_2 ...
Execute         set_default_model ProcessingElement.22_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.22_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.22_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.22_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.22_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.22 ...
Execute         set_default_model ProcessingElement.22 
Execute         apply_spec_resource_limit ProcessingElement.22 
INFO-FLOW: Configuring Module : ProcessingElement.23_Pipeline_1 ...
Execute         set_default_model ProcessingElement.23_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.23_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.23_Pipeline_2 ...
Execute         set_default_model ProcessingElement.23_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.23_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.23_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.23_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.23_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.23 ...
Execute         set_default_model ProcessingElement.23 
Execute         apply_spec_resource_limit ProcessingElement.23 
INFO-FLOW: Configuring Module : ProcessingElement.24_Pipeline_1 ...
Execute         set_default_model ProcessingElement.24_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.24_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.24_Pipeline_2 ...
Execute         set_default_model ProcessingElement.24_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.24_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.24_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.24_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.24_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.24 ...
Execute         set_default_model ProcessingElement.24 
Execute         apply_spec_resource_limit ProcessingElement.24 
INFO-FLOW: Configuring Module : ProcessingElement.25_Pipeline_1 ...
Execute         set_default_model ProcessingElement.25_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.25_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.25_Pipeline_2 ...
Execute         set_default_model ProcessingElement.25_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.25_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.25_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.25_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.25_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.25 ...
Execute         set_default_model ProcessingElement.25 
Execute         apply_spec_resource_limit ProcessingElement.25 
INFO-FLOW: Configuring Module : ProcessingElement.26_Pipeline_1 ...
Execute         set_default_model ProcessingElement.26_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.26_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.26_Pipeline_2 ...
Execute         set_default_model ProcessingElement.26_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.26_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.26_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.26_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.26_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.26 ...
Execute         set_default_model ProcessingElement.26 
Execute         apply_spec_resource_limit ProcessingElement.26 
INFO-FLOW: Configuring Module : ProcessingElement.27_Pipeline_1 ...
Execute         set_default_model ProcessingElement.27_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.27_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.27_Pipeline_2 ...
Execute         set_default_model ProcessingElement.27_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.27_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.27_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.27_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.27_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.27 ...
Execute         set_default_model ProcessingElement.27 
Execute         apply_spec_resource_limit ProcessingElement.27 
INFO-FLOW: Configuring Module : ProcessingElement.28_Pipeline_1 ...
Execute         set_default_model ProcessingElement.28_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.28_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.28_Pipeline_2 ...
Execute         set_default_model ProcessingElement.28_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.28_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.28_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.28_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.28_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.28 ...
Execute         set_default_model ProcessingElement.28 
Execute         apply_spec_resource_limit ProcessingElement.28 
INFO-FLOW: Configuring Module : ProcessingElement.29_Pipeline_1 ...
Execute         set_default_model ProcessingElement.29_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.29_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.29_Pipeline_2 ...
Execute         set_default_model ProcessingElement.29_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.29_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.29_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.29_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.29_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.29 ...
Execute         set_default_model ProcessingElement.29 
Execute         apply_spec_resource_limit ProcessingElement.29 
INFO-FLOW: Configuring Module : ProcessingElement.30_Pipeline_1 ...
Execute         set_default_model ProcessingElement.30_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.30_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.30_Pipeline_2 ...
Execute         set_default_model ProcessingElement.30_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.30_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.30_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.30_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.30_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.30 ...
Execute         set_default_model ProcessingElement.30 
Execute         apply_spec_resource_limit ProcessingElement.30 
INFO-FLOW: Configuring Module : ProcessingElement.31_Pipeline_1 ...
Execute         set_default_model ProcessingElement.31_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement.31_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement.31_Pipeline_2 ...
Execute         set_default_model ProcessingElement.31_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement.31_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         apply_spec_resource_limit ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Configuring Module : ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement.31_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.31_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement.31_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement.31 ...
Execute         set_default_model ProcessingElement.31 
Execute         apply_spec_resource_limit ProcessingElement.31 
INFO-FLOW: Configuring Module : ProcessingElement_Pipeline_1 ...
Execute         set_default_model ProcessingElement_Pipeline_1 
Execute         apply_spec_resource_limit ProcessingElement_Pipeline_1 
INFO-FLOW: Configuring Module : ProcessingElement_Pipeline_2 ...
Execute         set_default_model ProcessingElement_Pipeline_2 
Execute         apply_spec_resource_limit ProcessingElement_Pipeline_2 
INFO-FLOW: Configuring Module : ProcessingElement_Pipeline_InitializeABuffer_Inner ...
Execute         set_default_model ProcessingElement_Pipeline_InitializeABuffer_Inner 
Execute         apply_spec_resource_limit ProcessingElement_Pipeline_InitializeABuffer_Inner 
INFO-FLOW: Configuring Module : ProcessingElement_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
Execute         apply_spec_resource_limit ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Configuring Module : ProcessingElement_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement_Pipeline_WriteC_Flattened 
Execute         apply_spec_resource_limit ProcessingElement_Pipeline_WriteC_Flattened 
INFO-FLOW: Configuring Module : ProcessingElement ...
Execute         set_default_model ProcessingElement 
Execute         apply_spec_resource_limit ProcessingElement 
INFO-FLOW: Configuring Module : ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 ...
Execute         set_default_model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
Execute         apply_spec_resource_limit ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
INFO-FLOW: Configuring Module : ConvertWidthC ...
Execute         set_default_model ConvertWidthC 
Execute         apply_spec_resource_limit ConvertWidthC 
INFO-FLOW: Configuring Module : WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 ...
Execute         set_default_model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
Execute         apply_spec_resource_limit WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
INFO-FLOW: Configuring Module : WriteC ...
Execute         set_default_model WriteC 
Execute         apply_spec_resource_limit WriteC 
INFO-FLOW: Configuring Module : MatrixMultiplicationKernel ...
Execute         set_default_model MatrixMultiplicationKernel 
Execute         apply_spec_resource_limit MatrixMultiplicationKernel 
INFO-FLOW: Model list for preprocess: entry_proc ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 ReadA TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 TransposeA ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 ReadB ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory ConvertWidthB FeedB_Pipeline_1 FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M FeedB ProcessingElement.1_Pipeline_1 ProcessingElement.1_Pipeline_2 ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.1_Pipeline_WriteC_Flattened ProcessingElement.1 ProcessingElement.2_Pipeline_1 ProcessingElement.2_Pipeline_2 ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.2_Pipeline_WriteC_Flattened ProcessingElement.2 ProcessingElement.3_Pipeline_1 ProcessingElement.3_Pipeline_2 ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.3_Pipeline_WriteC_Flattened ProcessingElement.3 ProcessingElement.4_Pipeline_1 ProcessingElement.4_Pipeline_2 ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.4_Pipeline_WriteC_Flattened ProcessingElement.4 ProcessingElement.5_Pipeline_1 ProcessingElement.5_Pipeline_2 ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.5_Pipeline_WriteC_Flattened ProcessingElement.5 ProcessingElement.6_Pipeline_1 ProcessingElement.6_Pipeline_2 ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.6_Pipeline_WriteC_Flattened ProcessingElement.6 ProcessingElement.7_Pipeline_1 ProcessingElement.7_Pipeline_2 ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.7_Pipeline_WriteC_Flattened ProcessingElement.7 ProcessingElement.8_Pipeline_1 ProcessingElement.8_Pipeline_2 ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.8_Pipeline_WriteC_Flattened ProcessingElement.8 ProcessingElement.9_Pipeline_1 ProcessingElement.9_Pipeline_2 ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.9_Pipeline_WriteC_Flattened ProcessingElement.9 ProcessingElement.10_Pipeline_1 ProcessingElement.10_Pipeline_2 ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.10_Pipeline_WriteC_Flattened ProcessingElement.10 ProcessingElement.11_Pipeline_1 ProcessingElement.11_Pipeline_2 ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.11_Pipeline_WriteC_Flattened ProcessingElement.11 ProcessingElement.12_Pipeline_1 ProcessingElement.12_Pipeline_2 ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.12_Pipeline_WriteC_Flattened ProcessingElement.12 ProcessingElement.13_Pipeline_1 ProcessingElement.13_Pipeline_2 ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.13_Pipeline_WriteC_Flattened ProcessingElement.13 ProcessingElement.14_Pipeline_1 ProcessingElement.14_Pipeline_2 ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.14_Pipeline_WriteC_Flattened ProcessingElement.14 ProcessingElement.15_Pipeline_1 ProcessingElement.15_Pipeline_2 ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.15_Pipeline_WriteC_Flattened ProcessingElement.15 ProcessingElement.16_Pipeline_1 ProcessingElement.16_Pipeline_2 ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.16_Pipeline_WriteC_Flattened ProcessingElement.16 ProcessingElement.17_Pipeline_1 ProcessingElement.17_Pipeline_2 ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.17_Pipeline_WriteC_Flattened ProcessingElement.17 ProcessingElement.18_Pipeline_1 ProcessingElement.18_Pipeline_2 ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.18_Pipeline_WriteC_Flattened ProcessingElement.18 ProcessingElement.19_Pipeline_1 ProcessingElement.19_Pipeline_2 ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.19_Pipeline_WriteC_Flattened ProcessingElement.19 ProcessingElement.20_Pipeline_1 ProcessingElement.20_Pipeline_2 ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.20_Pipeline_WriteC_Flattened ProcessingElement.20 ProcessingElement.21_Pipeline_1 ProcessingElement.21_Pipeline_2 ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.21_Pipeline_WriteC_Flattened ProcessingElement.21 ProcessingElement.22_Pipeline_1 ProcessingElement.22_Pipeline_2 ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.22_Pipeline_WriteC_Flattened ProcessingElement.22 ProcessingElement.23_Pipeline_1 ProcessingElement.23_Pipeline_2 ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.23_Pipeline_WriteC_Flattened ProcessingElement.23 ProcessingElement.24_Pipeline_1 ProcessingElement.24_Pipeline_2 ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.24_Pipeline_WriteC_Flattened ProcessingElement.24 ProcessingElement.25_Pipeline_1 ProcessingElement.25_Pipeline_2 ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.25_Pipeline_WriteC_Flattened ProcessingElement.25 ProcessingElement.26_Pipeline_1 ProcessingElement.26_Pipeline_2 ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.26_Pipeline_WriteC_Flattened ProcessingElement.26 ProcessingElement.27_Pipeline_1 ProcessingElement.27_Pipeline_2 ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.27_Pipeline_WriteC_Flattened ProcessingElement.27 ProcessingElement.28_Pipeline_1 ProcessingElement.28_Pipeline_2 ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.28_Pipeline_WriteC_Flattened ProcessingElement.28 ProcessingElement.29_Pipeline_1 ProcessingElement.29_Pipeline_2 ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.29_Pipeline_WriteC_Flattened ProcessingElement.29 ProcessingElement.30_Pipeline_1 ProcessingElement.30_Pipeline_2 ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.30_Pipeline_WriteC_Flattened ProcessingElement.30 ProcessingElement.31_Pipeline_1 ProcessingElement.31_Pipeline_2 ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.31_Pipeline_WriteC_Flattened ProcessingElement.31 ProcessingElement_Pipeline_1 ProcessingElement_Pipeline_2 ProcessingElement_Pipeline_InitializeABuffer_Inner ProcessingElement_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_Pipeline_WriteC_Flattened ProcessingElement ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 ConvertWidthC WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 WriteC MatrixMultiplicationKernel
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 ...
Execute         set_default_model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
Execute         cdfg_preprocess -model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
Execute         rtl_gen_preprocess ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
INFO-FLOW: Preprocessing Module: ReadA ...
Execute         set_default_model ReadA 
Execute         cdfg_preprocess -model ReadA 
Execute         rtl_gen_preprocess ReadA 
INFO-FLOW: Preprocessing Module: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 ...
Execute         set_default_model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
Execute         cdfg_preprocess -model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
Execute         rtl_gen_preprocess TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
INFO-FLOW: Preprocessing Module: TransposeA ...
Execute         set_default_model TransposeA 
Execute         cdfg_preprocess -model TransposeA 
Execute         rtl_gen_preprocess TransposeA 
INFO-FLOW: Preprocessing Module: ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 ...
Execute         set_default_model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
Execute         cdfg_preprocess -model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
Execute         rtl_gen_preprocess ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
INFO-FLOW: Preprocessing Module: ReadB ...
Execute         set_default_model ReadB 
Execute         cdfg_preprocess -model ReadB 
Execute         rtl_gen_preprocess ReadB 
INFO-FLOW: Preprocessing Module: ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory ...
Execute         set_default_model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
Execute         cdfg_preprocess -model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
Execute         rtl_gen_preprocess ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
INFO-FLOW: Preprocessing Module: ConvertWidthB ...
Execute         set_default_model ConvertWidthB 
Execute         cdfg_preprocess -model ConvertWidthB 
Execute         rtl_gen_preprocess ConvertWidthB 
INFO-FLOW: Preprocessing Module: FeedB_Pipeline_1 ...
Execute         set_default_model FeedB_Pipeline_1 
Execute         cdfg_preprocess -model FeedB_Pipeline_1 
Execute         rtl_gen_preprocess FeedB_Pipeline_1 
INFO-FLOW: Preprocessing Module: FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M ...
Execute         set_default_model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
Execute         cdfg_preprocess -model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
Execute         rtl_gen_preprocess FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
INFO-FLOW: Preprocessing Module: FeedB ...
Execute         set_default_model FeedB 
Execute         cdfg_preprocess -model FeedB 
Execute         rtl_gen_preprocess FeedB 
INFO-FLOW: Preprocessing Module: ProcessingElement.1_Pipeline_1 ...
Execute         set_default_model ProcessingElement.1_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.1_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.1_Pipeline_2 ...
Execute         set_default_model ProcessingElement.1_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.1_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.1_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.1_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.1_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.1 ...
Execute         set_default_model ProcessingElement.1 
Execute         cdfg_preprocess -model ProcessingElement.1 
Execute         rtl_gen_preprocess ProcessingElement.1 
INFO-FLOW: Preprocessing Module: ProcessingElement.2_Pipeline_1 ...
Execute         set_default_model ProcessingElement.2_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.2_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.2_Pipeline_2 ...
Execute         set_default_model ProcessingElement.2_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.2_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.2_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.2_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.2_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.2 ...
Execute         set_default_model ProcessingElement.2 
Execute         cdfg_preprocess -model ProcessingElement.2 
Execute         rtl_gen_preprocess ProcessingElement.2 
INFO-FLOW: Preprocessing Module: ProcessingElement.3_Pipeline_1 ...
Execute         set_default_model ProcessingElement.3_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.3_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.3_Pipeline_2 ...
Execute         set_default_model ProcessingElement.3_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.3_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.3_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.3_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.3_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.3 ...
Execute         set_default_model ProcessingElement.3 
Execute         cdfg_preprocess -model ProcessingElement.3 
Execute         rtl_gen_preprocess ProcessingElement.3 
INFO-FLOW: Preprocessing Module: ProcessingElement.4_Pipeline_1 ...
Execute         set_default_model ProcessingElement.4_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.4_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.4_Pipeline_2 ...
Execute         set_default_model ProcessingElement.4_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.4_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.4_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.4_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.4_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.4 ...
Execute         set_default_model ProcessingElement.4 
Execute         cdfg_preprocess -model ProcessingElement.4 
Execute         rtl_gen_preprocess ProcessingElement.4 
INFO-FLOW: Preprocessing Module: ProcessingElement.5_Pipeline_1 ...
Execute         set_default_model ProcessingElement.5_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.5_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.5_Pipeline_2 ...
Execute         set_default_model ProcessingElement.5_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.5_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.5_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.5_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.5_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.5 ...
Execute         set_default_model ProcessingElement.5 
Execute         cdfg_preprocess -model ProcessingElement.5 
Execute         rtl_gen_preprocess ProcessingElement.5 
INFO-FLOW: Preprocessing Module: ProcessingElement.6_Pipeline_1 ...
Execute         set_default_model ProcessingElement.6_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.6_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.6_Pipeline_2 ...
Execute         set_default_model ProcessingElement.6_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.6_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.6_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.6_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.6_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.6 ...
Execute         set_default_model ProcessingElement.6 
Execute         cdfg_preprocess -model ProcessingElement.6 
Execute         rtl_gen_preprocess ProcessingElement.6 
INFO-FLOW: Preprocessing Module: ProcessingElement.7_Pipeline_1 ...
Execute         set_default_model ProcessingElement.7_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.7_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.7_Pipeline_2 ...
Execute         set_default_model ProcessingElement.7_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.7_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.7_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.7_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.7_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.7 ...
Execute         set_default_model ProcessingElement.7 
Execute         cdfg_preprocess -model ProcessingElement.7 
Execute         rtl_gen_preprocess ProcessingElement.7 
INFO-FLOW: Preprocessing Module: ProcessingElement.8_Pipeline_1 ...
Execute         set_default_model ProcessingElement.8_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.8_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.8_Pipeline_2 ...
Execute         set_default_model ProcessingElement.8_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.8_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.8_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.8_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.8_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.8 ...
Execute         set_default_model ProcessingElement.8 
Execute         cdfg_preprocess -model ProcessingElement.8 
Execute         rtl_gen_preprocess ProcessingElement.8 
INFO-FLOW: Preprocessing Module: ProcessingElement.9_Pipeline_1 ...
Execute         set_default_model ProcessingElement.9_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.9_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.9_Pipeline_2 ...
Execute         set_default_model ProcessingElement.9_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.9_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.9_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.9_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.9_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.9 ...
Execute         set_default_model ProcessingElement.9 
Execute         cdfg_preprocess -model ProcessingElement.9 
Execute         rtl_gen_preprocess ProcessingElement.9 
INFO-FLOW: Preprocessing Module: ProcessingElement.10_Pipeline_1 ...
Execute         set_default_model ProcessingElement.10_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.10_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.10_Pipeline_2 ...
Execute         set_default_model ProcessingElement.10_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.10_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.10_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.10_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.10_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.10 ...
Execute         set_default_model ProcessingElement.10 
Execute         cdfg_preprocess -model ProcessingElement.10 
Execute         rtl_gen_preprocess ProcessingElement.10 
INFO-FLOW: Preprocessing Module: ProcessingElement.11_Pipeline_1 ...
Execute         set_default_model ProcessingElement.11_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.11_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.11_Pipeline_2 ...
Execute         set_default_model ProcessingElement.11_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.11_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.11_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.11_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.11_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.11 ...
Execute         set_default_model ProcessingElement.11 
Execute         cdfg_preprocess -model ProcessingElement.11 
Execute         rtl_gen_preprocess ProcessingElement.11 
INFO-FLOW: Preprocessing Module: ProcessingElement.12_Pipeline_1 ...
Execute         set_default_model ProcessingElement.12_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.12_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.12_Pipeline_2 ...
Execute         set_default_model ProcessingElement.12_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.12_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.12_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.12_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.12_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.12 ...
Execute         set_default_model ProcessingElement.12 
Execute         cdfg_preprocess -model ProcessingElement.12 
Execute         rtl_gen_preprocess ProcessingElement.12 
INFO-FLOW: Preprocessing Module: ProcessingElement.13_Pipeline_1 ...
Execute         set_default_model ProcessingElement.13_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.13_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.13_Pipeline_2 ...
Execute         set_default_model ProcessingElement.13_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.13_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.13_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.13_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.13_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.13 ...
Execute         set_default_model ProcessingElement.13 
Execute         cdfg_preprocess -model ProcessingElement.13 
Execute         rtl_gen_preprocess ProcessingElement.13 
INFO-FLOW: Preprocessing Module: ProcessingElement.14_Pipeline_1 ...
Execute         set_default_model ProcessingElement.14_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.14_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.14_Pipeline_2 ...
Execute         set_default_model ProcessingElement.14_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.14_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.14_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.14_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.14_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.14 ...
Execute         set_default_model ProcessingElement.14 
Execute         cdfg_preprocess -model ProcessingElement.14 
Execute         rtl_gen_preprocess ProcessingElement.14 
INFO-FLOW: Preprocessing Module: ProcessingElement.15_Pipeline_1 ...
Execute         set_default_model ProcessingElement.15_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.15_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.15_Pipeline_2 ...
Execute         set_default_model ProcessingElement.15_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.15_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.15_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.15_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.15_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.15 ...
Execute         set_default_model ProcessingElement.15 
Execute         cdfg_preprocess -model ProcessingElement.15 
Execute         rtl_gen_preprocess ProcessingElement.15 
INFO-FLOW: Preprocessing Module: ProcessingElement.16_Pipeline_1 ...
Execute         set_default_model ProcessingElement.16_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.16_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.16_Pipeline_2 ...
Execute         set_default_model ProcessingElement.16_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.16_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.16_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.16_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.16_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.16 ...
Execute         set_default_model ProcessingElement.16 
Execute         cdfg_preprocess -model ProcessingElement.16 
Execute         rtl_gen_preprocess ProcessingElement.16 
INFO-FLOW: Preprocessing Module: ProcessingElement.17_Pipeline_1 ...
Execute         set_default_model ProcessingElement.17_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.17_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.17_Pipeline_2 ...
Execute         set_default_model ProcessingElement.17_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.17_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.17_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.17_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.17_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.17 ...
Execute         set_default_model ProcessingElement.17 
Execute         cdfg_preprocess -model ProcessingElement.17 
Execute         rtl_gen_preprocess ProcessingElement.17 
INFO-FLOW: Preprocessing Module: ProcessingElement.18_Pipeline_1 ...
Execute         set_default_model ProcessingElement.18_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.18_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.18_Pipeline_2 ...
Execute         set_default_model ProcessingElement.18_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.18_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.18_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.18_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.18_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.18 ...
Execute         set_default_model ProcessingElement.18 
Execute         cdfg_preprocess -model ProcessingElement.18 
Execute         rtl_gen_preprocess ProcessingElement.18 
INFO-FLOW: Preprocessing Module: ProcessingElement.19_Pipeline_1 ...
Execute         set_default_model ProcessingElement.19_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.19_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.19_Pipeline_2 ...
Execute         set_default_model ProcessingElement.19_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.19_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.19_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.19_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.19_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.19 ...
Execute         set_default_model ProcessingElement.19 
Execute         cdfg_preprocess -model ProcessingElement.19 
Execute         rtl_gen_preprocess ProcessingElement.19 
INFO-FLOW: Preprocessing Module: ProcessingElement.20_Pipeline_1 ...
Execute         set_default_model ProcessingElement.20_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.20_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.20_Pipeline_2 ...
Execute         set_default_model ProcessingElement.20_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.20_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.20_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.20_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.20_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.20 ...
Execute         set_default_model ProcessingElement.20 
Execute         cdfg_preprocess -model ProcessingElement.20 
Execute         rtl_gen_preprocess ProcessingElement.20 
INFO-FLOW: Preprocessing Module: ProcessingElement.21_Pipeline_1 ...
Execute         set_default_model ProcessingElement.21_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.21_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.21_Pipeline_2 ...
Execute         set_default_model ProcessingElement.21_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.21_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.21_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.21_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.21_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.21 ...
Execute         set_default_model ProcessingElement.21 
Execute         cdfg_preprocess -model ProcessingElement.21 
Execute         rtl_gen_preprocess ProcessingElement.21 
INFO-FLOW: Preprocessing Module: ProcessingElement.22_Pipeline_1 ...
Execute         set_default_model ProcessingElement.22_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.22_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.22_Pipeline_2 ...
Execute         set_default_model ProcessingElement.22_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.22_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.22_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.22_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.22_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.22 ...
Execute         set_default_model ProcessingElement.22 
Execute         cdfg_preprocess -model ProcessingElement.22 
Execute         rtl_gen_preprocess ProcessingElement.22 
INFO-FLOW: Preprocessing Module: ProcessingElement.23_Pipeline_1 ...
Execute         set_default_model ProcessingElement.23_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.23_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.23_Pipeline_2 ...
Execute         set_default_model ProcessingElement.23_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.23_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.23_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.23_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.23_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.23 ...
Execute         set_default_model ProcessingElement.23 
Execute         cdfg_preprocess -model ProcessingElement.23 
Execute         rtl_gen_preprocess ProcessingElement.23 
INFO-FLOW: Preprocessing Module: ProcessingElement.24_Pipeline_1 ...
Execute         set_default_model ProcessingElement.24_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.24_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.24_Pipeline_2 ...
Execute         set_default_model ProcessingElement.24_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.24_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.24_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.24_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.24_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.24 ...
Execute         set_default_model ProcessingElement.24 
Execute         cdfg_preprocess -model ProcessingElement.24 
Execute         rtl_gen_preprocess ProcessingElement.24 
INFO-FLOW: Preprocessing Module: ProcessingElement.25_Pipeline_1 ...
Execute         set_default_model ProcessingElement.25_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.25_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.25_Pipeline_2 ...
Execute         set_default_model ProcessingElement.25_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.25_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.25_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.25_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.25_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.25 ...
Execute         set_default_model ProcessingElement.25 
Execute         cdfg_preprocess -model ProcessingElement.25 
Execute         rtl_gen_preprocess ProcessingElement.25 
INFO-FLOW: Preprocessing Module: ProcessingElement.26_Pipeline_1 ...
Execute         set_default_model ProcessingElement.26_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.26_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.26_Pipeline_2 ...
Execute         set_default_model ProcessingElement.26_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.26_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.26_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.26_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.26_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.26 ...
Execute         set_default_model ProcessingElement.26 
Execute         cdfg_preprocess -model ProcessingElement.26 
Execute         rtl_gen_preprocess ProcessingElement.26 
INFO-FLOW: Preprocessing Module: ProcessingElement.27_Pipeline_1 ...
Execute         set_default_model ProcessingElement.27_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.27_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.27_Pipeline_2 ...
Execute         set_default_model ProcessingElement.27_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.27_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.27_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.27_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.27_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.27 ...
Execute         set_default_model ProcessingElement.27 
Execute         cdfg_preprocess -model ProcessingElement.27 
Execute         rtl_gen_preprocess ProcessingElement.27 
INFO-FLOW: Preprocessing Module: ProcessingElement.28_Pipeline_1 ...
Execute         set_default_model ProcessingElement.28_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.28_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.28_Pipeline_2 ...
Execute         set_default_model ProcessingElement.28_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.28_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.28_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.28_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.28_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.28 ...
Execute         set_default_model ProcessingElement.28 
Execute         cdfg_preprocess -model ProcessingElement.28 
Execute         rtl_gen_preprocess ProcessingElement.28 
INFO-FLOW: Preprocessing Module: ProcessingElement.29_Pipeline_1 ...
Execute         set_default_model ProcessingElement.29_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.29_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.29_Pipeline_2 ...
Execute         set_default_model ProcessingElement.29_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.29_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.29_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.29_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.29_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.29 ...
Execute         set_default_model ProcessingElement.29 
Execute         cdfg_preprocess -model ProcessingElement.29 
Execute         rtl_gen_preprocess ProcessingElement.29 
INFO-FLOW: Preprocessing Module: ProcessingElement.30_Pipeline_1 ...
Execute         set_default_model ProcessingElement.30_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.30_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.30_Pipeline_2 ...
Execute         set_default_model ProcessingElement.30_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.30_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.30_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.30_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.30_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.30 ...
Execute         set_default_model ProcessingElement.30 
Execute         cdfg_preprocess -model ProcessingElement.30 
Execute         rtl_gen_preprocess ProcessingElement.30 
INFO-FLOW: Preprocessing Module: ProcessingElement.31_Pipeline_1 ...
Execute         set_default_model ProcessingElement.31_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement.31_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement.31_Pipeline_2 ...
Execute         set_default_model ProcessingElement.31_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement.31_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ...
Execute         set_default_model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         cdfg_preprocess -model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO-FLOW: Preprocessing Module: ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement.31_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement.31_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement.31_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement.31 ...
Execute         set_default_model ProcessingElement.31 
Execute         cdfg_preprocess -model ProcessingElement.31 
Execute         rtl_gen_preprocess ProcessingElement.31 
INFO-FLOW: Preprocessing Module: ProcessingElement_Pipeline_1 ...
Execute         set_default_model ProcessingElement_Pipeline_1 
Execute         cdfg_preprocess -model ProcessingElement_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_1 
INFO-FLOW: Preprocessing Module: ProcessingElement_Pipeline_2 ...
Execute         set_default_model ProcessingElement_Pipeline_2 
Execute         cdfg_preprocess -model ProcessingElement_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_2 
INFO-FLOW: Preprocessing Module: ProcessingElement_Pipeline_InitializeABuffer_Inner ...
Execute         set_default_model ProcessingElement_Pipeline_InitializeABuffer_Inner 
Execute         cdfg_preprocess -model ProcessingElement_Pipeline_InitializeABuffer_Inner 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_InitializeABuffer_Inner 
INFO-FLOW: Preprocessing Module: ProcessingElement_Pipeline_Pipeline_N_Pipeline_M ...
Execute         set_default_model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
Execute         cdfg_preprocess -model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
INFO-FLOW: Preprocessing Module: ProcessingElement_Pipeline_WriteC_Flattened ...
Execute         set_default_model ProcessingElement_Pipeline_WriteC_Flattened 
Execute         cdfg_preprocess -model ProcessingElement_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_WriteC_Flattened 
INFO-FLOW: Preprocessing Module: ProcessingElement ...
Execute         set_default_model ProcessingElement 
Execute         cdfg_preprocess -model ProcessingElement 
Execute         rtl_gen_preprocess ProcessingElement 
INFO-FLOW: Preprocessing Module: ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 ...
Execute         set_default_model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
Execute         cdfg_preprocess -model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
Execute         rtl_gen_preprocess ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
INFO-FLOW: Preprocessing Module: ConvertWidthC ...
Execute         set_default_model ConvertWidthC 
Execute         cdfg_preprocess -model ConvertWidthC 
Execute         rtl_gen_preprocess ConvertWidthC 
INFO-FLOW: Preprocessing Module: WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 ...
Execute         set_default_model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
Execute         cdfg_preprocess -model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
Execute         rtl_gen_preprocess WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
INFO-FLOW: Preprocessing Module: WriteC ...
Execute         set_default_model WriteC 
Execute         cdfg_preprocess -model WriteC 
Execute         rtl_gen_preprocess WriteC 
INFO-FLOW: Preprocessing Module: MatrixMultiplicationKernel ...
Execute         set_default_model MatrixMultiplicationKernel 
Execute         cdfg_preprocess -model MatrixMultiplicationKernel 
Execute         rtl_gen_preprocess MatrixMultiplicationKernel 
INFO-FLOW: Model list for synthesis: entry_proc ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 ReadA TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 TransposeA ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 ReadB ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory ConvertWidthB FeedB_Pipeline_1 FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M FeedB ProcessingElement.1_Pipeline_1 ProcessingElement.1_Pipeline_2 ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.1_Pipeline_WriteC_Flattened ProcessingElement.1 ProcessingElement.2_Pipeline_1 ProcessingElement.2_Pipeline_2 ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.2_Pipeline_WriteC_Flattened ProcessingElement.2 ProcessingElement.3_Pipeline_1 ProcessingElement.3_Pipeline_2 ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.3_Pipeline_WriteC_Flattened ProcessingElement.3 ProcessingElement.4_Pipeline_1 ProcessingElement.4_Pipeline_2 ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.4_Pipeline_WriteC_Flattened ProcessingElement.4 ProcessingElement.5_Pipeline_1 ProcessingElement.5_Pipeline_2 ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.5_Pipeline_WriteC_Flattened ProcessingElement.5 ProcessingElement.6_Pipeline_1 ProcessingElement.6_Pipeline_2 ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.6_Pipeline_WriteC_Flattened ProcessingElement.6 ProcessingElement.7_Pipeline_1 ProcessingElement.7_Pipeline_2 ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.7_Pipeline_WriteC_Flattened ProcessingElement.7 ProcessingElement.8_Pipeline_1 ProcessingElement.8_Pipeline_2 ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.8_Pipeline_WriteC_Flattened ProcessingElement.8 ProcessingElement.9_Pipeline_1 ProcessingElement.9_Pipeline_2 ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.9_Pipeline_WriteC_Flattened ProcessingElement.9 ProcessingElement.10_Pipeline_1 ProcessingElement.10_Pipeline_2 ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.10_Pipeline_WriteC_Flattened ProcessingElement.10 ProcessingElement.11_Pipeline_1 ProcessingElement.11_Pipeline_2 ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.11_Pipeline_WriteC_Flattened ProcessingElement.11 ProcessingElement.12_Pipeline_1 ProcessingElement.12_Pipeline_2 ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.12_Pipeline_WriteC_Flattened ProcessingElement.12 ProcessingElement.13_Pipeline_1 ProcessingElement.13_Pipeline_2 ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.13_Pipeline_WriteC_Flattened ProcessingElement.13 ProcessingElement.14_Pipeline_1 ProcessingElement.14_Pipeline_2 ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.14_Pipeline_WriteC_Flattened ProcessingElement.14 ProcessingElement.15_Pipeline_1 ProcessingElement.15_Pipeline_2 ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.15_Pipeline_WriteC_Flattened ProcessingElement.15 ProcessingElement.16_Pipeline_1 ProcessingElement.16_Pipeline_2 ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.16_Pipeline_WriteC_Flattened ProcessingElement.16 ProcessingElement.17_Pipeline_1 ProcessingElement.17_Pipeline_2 ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.17_Pipeline_WriteC_Flattened ProcessingElement.17 ProcessingElement.18_Pipeline_1 ProcessingElement.18_Pipeline_2 ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.18_Pipeline_WriteC_Flattened ProcessingElement.18 ProcessingElement.19_Pipeline_1 ProcessingElement.19_Pipeline_2 ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.19_Pipeline_WriteC_Flattened ProcessingElement.19 ProcessingElement.20_Pipeline_1 ProcessingElement.20_Pipeline_2 ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.20_Pipeline_WriteC_Flattened ProcessingElement.20 ProcessingElement.21_Pipeline_1 ProcessingElement.21_Pipeline_2 ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.21_Pipeline_WriteC_Flattened ProcessingElement.21 ProcessingElement.22_Pipeline_1 ProcessingElement.22_Pipeline_2 ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.22_Pipeline_WriteC_Flattened ProcessingElement.22 ProcessingElement.23_Pipeline_1 ProcessingElement.23_Pipeline_2 ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.23_Pipeline_WriteC_Flattened ProcessingElement.23 ProcessingElement.24_Pipeline_1 ProcessingElement.24_Pipeline_2 ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.24_Pipeline_WriteC_Flattened ProcessingElement.24 ProcessingElement.25_Pipeline_1 ProcessingElement.25_Pipeline_2 ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.25_Pipeline_WriteC_Flattened ProcessingElement.25 ProcessingElement.26_Pipeline_1 ProcessingElement.26_Pipeline_2 ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.26_Pipeline_WriteC_Flattened ProcessingElement.26 ProcessingElement.27_Pipeline_1 ProcessingElement.27_Pipeline_2 ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.27_Pipeline_WriteC_Flattened ProcessingElement.27 ProcessingElement.28_Pipeline_1 ProcessingElement.28_Pipeline_2 ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.28_Pipeline_WriteC_Flattened ProcessingElement.28 ProcessingElement.29_Pipeline_1 ProcessingElement.29_Pipeline_2 ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.29_Pipeline_WriteC_Flattened ProcessingElement.29 ProcessingElement.30_Pipeline_1 ProcessingElement.30_Pipeline_2 ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.30_Pipeline_WriteC_Flattened ProcessingElement.30 ProcessingElement.31_Pipeline_1 ProcessingElement.31_Pipeline_2 ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.31_Pipeline_WriteC_Flattened ProcessingElement.31 ProcessingElement_Pipeline_1 ProcessingElement_Pipeline_2 ProcessingElement_Pipeline_InitializeABuffer_Inner ProcessingElement_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_Pipeline_WriteC_Flattened ProcessingElement ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 ConvertWidthC WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 WriteC MatrixMultiplicationKernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.75 seconds; current allocated memory: 2.433 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.433 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
Execute         schedule -model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.434 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.sched.adb -f 
INFO-FLOW: Finish scheduling ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.
Execute         set_default_model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
Execute         bind -model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.435 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.bind.adb -f 
INFO-FLOW: Finish binding ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadA 
Execute         schedule -model ReadA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.435 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.sched.adb -f 
INFO-FLOW: Finish scheduling ReadA.
Execute         set_default_model ReadA 
Execute         bind -model ReadA 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.435 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.bind.adb -f 
INFO-FLOW: Finish binding ReadA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
Execute         schedule -model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.436 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.sched.adb -f 
INFO-FLOW: Finish scheduling TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.
Execute         set_default_model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
Execute         bind -model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.437 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.bind.adb -f 
INFO-FLOW: Finish binding TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TransposeA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model TransposeA 
Execute         schedule -model TransposeA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.437 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.sched.adb -f 
INFO-FLOW: Finish scheduling TransposeA.
Execute         set_default_model TransposeA 
Execute         bind -model TransposeA 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.437 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.bind.adb -f 
INFO-FLOW: Finish binding TransposeA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
Execute         schedule -model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.438 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.sched.adb -f 
INFO-FLOW: Finish scheduling ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.
Execute         set_default_model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
Execute         bind -model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.438 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.bind.adb -f 
INFO-FLOW: Finish binding ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadB 
Execute         schedule -model ReadB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.438 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.sched.adb -f 
INFO-FLOW: Finish scheduling ReadB.
Execute         set_default_model ReadB 
Execute         bind -model ReadB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.438 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.bind.adb -f 
INFO-FLOW: Finish binding ReadB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
Execute         schedule -model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ConvertWidthB_Outer_ConvertWidthB_Memory'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ConvertWidthB_Outer_ConvertWidthB_Memory'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.439 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.
Execute         set_default_model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
Execute         bind -model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.439 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.bind.adb -f 
INFO-FLOW: Finish binding ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWidthB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvertWidthB 
Execute         schedule -model ConvertWidthB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.439 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWidthB.
Execute         set_default_model ConvertWidthB 
Execute         bind -model ConvertWidthB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.439 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.bind.adb -f 
INFO-FLOW: Finish binding ConvertWidthB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FeedB_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FeedB_Pipeline_1 
Execute         schedule -model FeedB_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.439 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling FeedB_Pipeline_1.
Execute         set_default_model FeedB_Pipeline_1 
Execute         bind -model FeedB_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.439 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding FeedB_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
Execute         schedule -model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FeedB_Pipeline_N_FeedB_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FeedB_Pipeline_N_FeedB_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.440 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.
Execute         set_default_model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
Execute         bind -model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.440 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FeedB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FeedB 
Execute         schedule -model FeedB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.440 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.sched.adb -f 
INFO-FLOW: Finish scheduling FeedB.
Execute         set_default_model FeedB 
Execute         bind -model FeedB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.441 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.bind.adb -f 
INFO-FLOW: Finish binding FeedB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.1_Pipeline_1 
Execute         schedule -model ProcessingElement.1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.441 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.1_Pipeline_1.
Execute         set_default_model ProcessingElement.1_Pipeline_1 
Execute         bind -model ProcessingElement.1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.441 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.1_Pipeline_2 
Execute         schedule -model ProcessingElement.1_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.441 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.1_Pipeline_2.
Execute         set_default_model ProcessingElement.1_Pipeline_2 
Execute         bind -model ProcessingElement.1_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.441 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.1_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.441 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.441 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.442 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.443 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.1_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.1_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.443 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.1_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.1_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.1_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.443 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.1_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.1 
Execute         schedule -model ProcessingElement.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.443 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.1.
Execute         set_default_model ProcessingElement.1 
Execute         bind -model ProcessingElement.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.444 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.2_Pipeline_1 
Execute         schedule -model ProcessingElement.2_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.444 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.2_Pipeline_1.
Execute         set_default_model ProcessingElement.2_Pipeline_1 
Execute         bind -model ProcessingElement.2_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.444 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.2_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.2_Pipeline_2 
Execute         schedule -model ProcessingElement.2_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.444 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.2_Pipeline_2.
Execute         set_default_model ProcessingElement.2_Pipeline_2 
Execute         bind -model ProcessingElement.2_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.444 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.2_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.444 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.445 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.445 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.446 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.2_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.2_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.446 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.2_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.2_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.2_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.446 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.2_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.2 
Execute         schedule -model ProcessingElement.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.447 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.2.
Execute         set_default_model ProcessingElement.2 
Execute         bind -model ProcessingElement.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.447 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.3_Pipeline_1 
Execute         schedule -model ProcessingElement.3_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.448 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.3_Pipeline_1.
Execute         set_default_model ProcessingElement.3_Pipeline_1 
Execute         bind -model ProcessingElement.3_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.448 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.3_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.3_Pipeline_2 
Execute         schedule -model ProcessingElement.3_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.448 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.3_Pipeline_2.
Execute         set_default_model ProcessingElement.3_Pipeline_2 
Execute         bind -model ProcessingElement.3_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.448 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.3_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.448 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.448 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.449 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.449 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.3_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.3_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.450 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.3_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.3_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.3_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.450 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.3_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.3 
Execute         schedule -model ProcessingElement.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.450 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.3.
Execute         set_default_model ProcessingElement.3 
Execute         bind -model ProcessingElement.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.451 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.4_Pipeline_1 
Execute         schedule -model ProcessingElement.4_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.451 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.4_Pipeline_1.
Execute         set_default_model ProcessingElement.4_Pipeline_1 
Execute         bind -model ProcessingElement.4_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.451 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.4_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.4_Pipeline_2 
Execute         schedule -model ProcessingElement.4_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.451 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.4_Pipeline_2.
Execute         set_default_model ProcessingElement.4_Pipeline_2 
Execute         bind -model ProcessingElement.4_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.451 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.4_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.451 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.451 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.452 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.453 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.4_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.4_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.453 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.4_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.4_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.4_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.453 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.4_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.4 
Execute         schedule -model ProcessingElement.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.454 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.4.
Execute         set_default_model ProcessingElement.4 
Execute         bind -model ProcessingElement.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.454 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.5_Pipeline_1 
Execute         schedule -model ProcessingElement.5_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.454 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.5_Pipeline_1.
Execute         set_default_model ProcessingElement.5_Pipeline_1 
Execute         bind -model ProcessingElement.5_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.454 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.5_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.5_Pipeline_2 
Execute         schedule -model ProcessingElement.5_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.454 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.5_Pipeline_2.
Execute         set_default_model ProcessingElement.5_Pipeline_2 
Execute         bind -model ProcessingElement.5_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.454 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.5_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.455 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.455 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.456 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.456 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.5_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.5_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.457 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.5_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.5_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.5_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.457 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.5_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.5 
Execute         schedule -model ProcessingElement.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.457 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.5.
Execute         set_default_model ProcessingElement.5 
Execute         bind -model ProcessingElement.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.457 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.6_Pipeline_1 
Execute         schedule -model ProcessingElement.6_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.458 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.6_Pipeline_1.
Execute         set_default_model ProcessingElement.6_Pipeline_1 
Execute         bind -model ProcessingElement.6_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.458 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.6_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.6_Pipeline_2 
Execute         schedule -model ProcessingElement.6_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.458 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.6_Pipeline_2.
Execute         set_default_model ProcessingElement.6_Pipeline_2 
Execute         bind -model ProcessingElement.6_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.458 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.6_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.458 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.458 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.459 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.6_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.6_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.6_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.6_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.6_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.6_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.6 
Execute         schedule -model ProcessingElement.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.6.
Execute         set_default_model ProcessingElement.6 
Execute         bind -model ProcessingElement.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.7_Pipeline_1 
Execute         schedule -model ProcessingElement.7_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.7_Pipeline_1.
Execute         set_default_model ProcessingElement.7_Pipeline_1 
Execute         bind -model ProcessingElement.7_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.7_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.7_Pipeline_2 
Execute         schedule -model ProcessingElement.7_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.7_Pipeline_2.
Execute         set_default_model ProcessingElement.7_Pipeline_2 
Execute         bind -model ProcessingElement.7_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.7_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.461 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.462 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.463 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.7_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.7_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.463 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.7_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.7_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.7_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.463 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.7_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.7 
Execute         schedule -model ProcessingElement.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.464 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.7.
Execute         set_default_model ProcessingElement.7 
Execute         bind -model ProcessingElement.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.464 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.8_Pipeline_1 
Execute         schedule -model ProcessingElement.8_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.464 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.8_Pipeline_1.
Execute         set_default_model ProcessingElement.8_Pipeline_1 
Execute         bind -model ProcessingElement.8_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.464 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.8_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.8_Pipeline_2 
Execute         schedule -model ProcessingElement.8_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.464 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.8_Pipeline_2.
Execute         set_default_model ProcessingElement.8_Pipeline_2 
Execute         bind -model ProcessingElement.8_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.464 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.8_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.465 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.465 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.466 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.466 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.8_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.8_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.467 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.8_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.8_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.8_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.467 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.8_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.8 
Execute         schedule -model ProcessingElement.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.467 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.8.
Execute         set_default_model ProcessingElement.8 
Execute         bind -model ProcessingElement.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.468 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.9_Pipeline_1 
Execute         schedule -model ProcessingElement.9_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.468 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.9_Pipeline_1.
Execute         set_default_model ProcessingElement.9_Pipeline_1 
Execute         bind -model ProcessingElement.9_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.468 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.9_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.9_Pipeline_2 
Execute         schedule -model ProcessingElement.9_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.468 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.9_Pipeline_2.
Execute         set_default_model ProcessingElement.9_Pipeline_2 
Execute         bind -model ProcessingElement.9_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.468 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.9_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.468 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.468 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.469 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.470 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.9_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.9_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.470 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.9_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.9_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.9_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.470 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.9_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.9 
Execute         schedule -model ProcessingElement.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.471 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.9.
Execute         set_default_model ProcessingElement.9 
Execute         bind -model ProcessingElement.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.471 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.10_Pipeline_1 
Execute         schedule -model ProcessingElement.10_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.471 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.10_Pipeline_1.
Execute         set_default_model ProcessingElement.10_Pipeline_1 
Execute         bind -model ProcessingElement.10_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.471 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.10_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.10_Pipeline_2 
Execute         schedule -model ProcessingElement.10_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.471 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.10_Pipeline_2.
Execute         set_default_model ProcessingElement.10_Pipeline_2 
Execute         bind -model ProcessingElement.10_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.471 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.10_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.472 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.472 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.473 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.473 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.10_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.10_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.474 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.10_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.10_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.10_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.474 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.10_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.10 
Execute         schedule -model ProcessingElement.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.474 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.10.
Execute         set_default_model ProcessingElement.10 
Execute         bind -model ProcessingElement.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.474 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.11_Pipeline_1 
Execute         schedule -model ProcessingElement.11_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.475 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.11_Pipeline_1.
Execute         set_default_model ProcessingElement.11_Pipeline_1 
Execute         bind -model ProcessingElement.11_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.475 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.11_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.11_Pipeline_2 
Execute         schedule -model ProcessingElement.11_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.475 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.11_Pipeline_2.
Execute         set_default_model ProcessingElement.11_Pipeline_2 
Execute         bind -model ProcessingElement.11_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.475 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.11_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.475 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.475 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.476 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.477 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.11_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.11_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.477 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.11_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.11_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.11_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.477 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.11_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.11 
Execute         schedule -model ProcessingElement.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.477 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.11.
Execute         set_default_model ProcessingElement.11 
Execute         bind -model ProcessingElement.11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.478 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.12_Pipeline_1 
Execute         schedule -model ProcessingElement.12_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.478 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.12_Pipeline_1.
Execute         set_default_model ProcessingElement.12_Pipeline_1 
Execute         bind -model ProcessingElement.12_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.478 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.12_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.12_Pipeline_2 
Execute         schedule -model ProcessingElement.12_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.478 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.12_Pipeline_2.
Execute         set_default_model ProcessingElement.12_Pipeline_2 
Execute         bind -model ProcessingElement.12_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.478 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.12_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.479 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.479 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.480 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.480 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.12_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.12_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.480 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.12_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.12_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.12_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.480 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.12_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.12 
Execute         schedule -model ProcessingElement.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.481 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.12.
Execute         set_default_model ProcessingElement.12 
Execute         bind -model ProcessingElement.12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.481 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.13_Pipeline_1 
Execute         schedule -model ProcessingElement.13_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.482 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.13_Pipeline_1.
Execute         set_default_model ProcessingElement.13_Pipeline_1 
Execute         bind -model ProcessingElement.13_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.482 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.13_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.13_Pipeline_2 
Execute         schedule -model ProcessingElement.13_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.482 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.13_Pipeline_2.
Execute         set_default_model ProcessingElement.13_Pipeline_2 
Execute         bind -model ProcessingElement.13_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.482 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.13_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.482 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.482 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.483 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.483 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.13_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.13_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.484 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.13_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.13_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.13_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.484 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.13_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.13 
Execute         schedule -model ProcessingElement.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.484 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.13.
Execute         set_default_model ProcessingElement.13 
Execute         bind -model ProcessingElement.13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.484 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.14_Pipeline_1 
Execute         schedule -model ProcessingElement.14_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.485 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.14_Pipeline_1.
Execute         set_default_model ProcessingElement.14_Pipeline_1 
Execute         bind -model ProcessingElement.14_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.485 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.14_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.14_Pipeline_2 
Execute         schedule -model ProcessingElement.14_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.485 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.14_Pipeline_2.
Execute         set_default_model ProcessingElement.14_Pipeline_2 
Execute         bind -model ProcessingElement.14_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.485 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.14_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.485 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.485 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.486 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.487 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.14_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.14_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.487 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.14_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.14_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.14_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.487 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.14_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.14 
Execute         schedule -model ProcessingElement.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.488 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.14.
Execute         set_default_model ProcessingElement.14 
Execute         bind -model ProcessingElement.14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.488 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.15_Pipeline_1 
Execute         schedule -model ProcessingElement.15_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.488 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.15_Pipeline_1.
Execute         set_default_model ProcessingElement.15_Pipeline_1 
Execute         bind -model ProcessingElement.15_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.488 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.15_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.15_Pipeline_2 
Execute         schedule -model ProcessingElement.15_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.488 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.15_Pipeline_2.
Execute         set_default_model ProcessingElement.15_Pipeline_2 
Execute         bind -model ProcessingElement.15_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.488 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.15_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.489 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.489 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.490 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.490 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.15_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.15_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.491 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.15_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.15_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.15_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.491 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.15_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.15 
Execute         schedule -model ProcessingElement.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.491 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.15.
Execute         set_default_model ProcessingElement.15 
Execute         bind -model ProcessingElement.15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.491 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.16_Pipeline_1 
Execute         schedule -model ProcessingElement.16_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.492 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.16_Pipeline_1.
Execute         set_default_model ProcessingElement.16_Pipeline_1 
Execute         bind -model ProcessingElement.16_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.492 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.16_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.16_Pipeline_2 
Execute         schedule -model ProcessingElement.16_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.492 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.16_Pipeline_2.
Execute         set_default_model ProcessingElement.16_Pipeline_2 
Execute         bind -model ProcessingElement.16_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.492 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.16_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.493 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.493 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.494 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.494 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.16_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.16_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.495 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.16_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.16_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.16_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.495 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.16_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.16 
Execute         schedule -model ProcessingElement.16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.495 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.16.
Execute         set_default_model ProcessingElement.16 
Execute         bind -model ProcessingElement.16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.496 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.17_Pipeline_1 
Execute         schedule -model ProcessingElement.17_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.496 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.17_Pipeline_1.
Execute         set_default_model ProcessingElement.17_Pipeline_1 
Execute         bind -model ProcessingElement.17_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.496 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.17_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.17_Pipeline_2 
Execute         schedule -model ProcessingElement.17_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.496 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.17_Pipeline_2.
Execute         set_default_model ProcessingElement.17_Pipeline_2 
Execute         bind -model ProcessingElement.17_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.496 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.17_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.496 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.496 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.498 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.499 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.17_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.17_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.500 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.17_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.17_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.17_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.500 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.17_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.17 
Execute         schedule -model ProcessingElement.17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.500 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.17.
Execute         set_default_model ProcessingElement.17 
Execute         bind -model ProcessingElement.17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.500 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.18_Pipeline_1 
Execute         schedule -model ProcessingElement.18_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.500 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.18_Pipeline_1.
Execute         set_default_model ProcessingElement.18_Pipeline_1 
Execute         bind -model ProcessingElement.18_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.500 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.18_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.18_Pipeline_2 
Execute         schedule -model ProcessingElement.18_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.501 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.18_Pipeline_2.
Execute         set_default_model ProcessingElement.18_Pipeline_2 
Execute         bind -model ProcessingElement.18_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.501 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.18_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.501 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.501 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.502 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.502 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.18_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.18_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.503 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.18_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.18_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.18_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.503 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.18_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.18 
Execute         schedule -model ProcessingElement.18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.503 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.18.
Execute         set_default_model ProcessingElement.18 
Execute         bind -model ProcessingElement.18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.503 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.19_Pipeline_1 
Execute         schedule -model ProcessingElement.19_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.504 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.19_Pipeline_1.
Execute         set_default_model ProcessingElement.19_Pipeline_1 
Execute         bind -model ProcessingElement.19_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.504 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.19_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.19_Pipeline_2 
Execute         schedule -model ProcessingElement.19_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.504 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.19_Pipeline_2.
Execute         set_default_model ProcessingElement.19_Pipeline_2 
Execute         bind -model ProcessingElement.19_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.504 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.19_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.504 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.504 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.506 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.506 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.19_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.19_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.507 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.19_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.19_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.19_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.507 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.19_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.19 
Execute         schedule -model ProcessingElement.19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.507 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.19.
Execute         set_default_model ProcessingElement.19 
Execute         bind -model ProcessingElement.19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.507 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.20_Pipeline_1 
Execute         schedule -model ProcessingElement.20_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.507 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.20_Pipeline_1.
Execute         set_default_model ProcessingElement.20_Pipeline_1 
Execute         bind -model ProcessingElement.20_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.507 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.20_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.20_Pipeline_2 
Execute         schedule -model ProcessingElement.20_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.507 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.20_Pipeline_2.
Execute         set_default_model ProcessingElement.20_Pipeline_2 
Execute         bind -model ProcessingElement.20_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.507 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.20_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.507 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.509 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.509 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.20_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.20_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.510 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.20_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.20_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.20_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.510 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.20_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.20 
Execute         schedule -model ProcessingElement.20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.510 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.20.
Execute         set_default_model ProcessingElement.20 
Execute         bind -model ProcessingElement.20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.510 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.21_Pipeline_1 
Execute         schedule -model ProcessingElement.21_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.511 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.21_Pipeline_1.
Execute         set_default_model ProcessingElement.21_Pipeline_1 
Execute         bind -model ProcessingElement.21_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.511 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.21_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.21_Pipeline_2 
Execute         schedule -model ProcessingElement.21_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.511 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.21_Pipeline_2.
Execute         set_default_model ProcessingElement.21_Pipeline_2 
Execute         bind -model ProcessingElement.21_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.511 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.21_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.511 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.511 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.513 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.513 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.21_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.21_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.513 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.21_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.21_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.21_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.513 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.21_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.21 
Execute         schedule -model ProcessingElement.21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.513 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.21.
Execute         set_default_model ProcessingElement.21 
Execute         bind -model ProcessingElement.21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.514 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.22_Pipeline_1 
Execute         schedule -model ProcessingElement.22_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.514 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.22_Pipeline_1.
Execute         set_default_model ProcessingElement.22_Pipeline_1 
Execute         bind -model ProcessingElement.22_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.514 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.22_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.22_Pipeline_2 
Execute         schedule -model ProcessingElement.22_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.514 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.22_Pipeline_2.
Execute         set_default_model ProcessingElement.22_Pipeline_2 
Execute         bind -model ProcessingElement.22_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.514 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.22_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.515 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.515 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.516 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.516 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.22_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.22_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.516 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.22_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.22_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.22_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.516 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.22_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.22 
Execute         schedule -model ProcessingElement.22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.516 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.22.
Execute         set_default_model ProcessingElement.22 
Execute         bind -model ProcessingElement.22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.517 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.23_Pipeline_1 
Execute         schedule -model ProcessingElement.23_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.517 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.23_Pipeline_1.
Execute         set_default_model ProcessingElement.23_Pipeline_1 
Execute         bind -model ProcessingElement.23_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.517 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.23_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.23_Pipeline_2 
Execute         schedule -model ProcessingElement.23_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.517 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.23_Pipeline_2.
Execute         set_default_model ProcessingElement.23_Pipeline_2 
Execute         bind -model ProcessingElement.23_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.517 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.23_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.518 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.518 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.519 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.519 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.23_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.23_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.520 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.23_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.23_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.23_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.520 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.23_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.23 
Execute         schedule -model ProcessingElement.23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.520 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.23.
Execute         set_default_model ProcessingElement.23 
Execute         bind -model ProcessingElement.23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.521 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.24_Pipeline_1 
Execute         schedule -model ProcessingElement.24_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.521 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.24_Pipeline_1.
Execute         set_default_model ProcessingElement.24_Pipeline_1 
Execute         bind -model ProcessingElement.24_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.521 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.24_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.24_Pipeline_2 
Execute         schedule -model ProcessingElement.24_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.521 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.24_Pipeline_2.
Execute         set_default_model ProcessingElement.24_Pipeline_2 
Execute         bind -model ProcessingElement.24_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.521 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.24_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.522 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.522 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.522 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.523 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.24_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.24_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.24_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.24_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.24_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.524 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.24_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.24 
Execute         schedule -model ProcessingElement.24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.524 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.24.
Execute         set_default_model ProcessingElement.24 
Execute         bind -model ProcessingElement.24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.524 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.25_Pipeline_1 
Execute         schedule -model ProcessingElement.25_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.25_Pipeline_1.
Execute         set_default_model ProcessingElement.25_Pipeline_1 
Execute         bind -model ProcessingElement.25_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.524 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.25_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.25_Pipeline_2 
Execute         schedule -model ProcessingElement.25_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.525 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.25_Pipeline_2.
Execute         set_default_model ProcessingElement.25_Pipeline_2 
Execute         bind -model ProcessingElement.25_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.525 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.25_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.525 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.525 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.525 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.526 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.25_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.25_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.527 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.25_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.25_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.25_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.527 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.25_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.25 
Execute         schedule -model ProcessingElement.25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.527 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.25.
Execute         set_default_model ProcessingElement.25 
Execute         bind -model ProcessingElement.25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.527 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.26_Pipeline_1 
Execute         schedule -model ProcessingElement.26_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.527 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.26_Pipeline_1.
Execute         set_default_model ProcessingElement.26_Pipeline_1 
Execute         bind -model ProcessingElement.26_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.527 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.26_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.26_Pipeline_2 
Execute         schedule -model ProcessingElement.26_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.528 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.26_Pipeline_2.
Execute         set_default_model ProcessingElement.26_Pipeline_2 
Execute         bind -model ProcessingElement.26_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.528 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.26_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.528 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.528 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.529 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.529 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.26_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.26_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.530 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.26_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.26_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.26_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.530 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.26_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.26 
Execute         schedule -model ProcessingElement.26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.530 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.26.
Execute         set_default_model ProcessingElement.26 
Execute         bind -model ProcessingElement.26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.531 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.27_Pipeline_1 
Execute         schedule -model ProcessingElement.27_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.531 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.27_Pipeline_1.
Execute         set_default_model ProcessingElement.27_Pipeline_1 
Execute         bind -model ProcessingElement.27_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.531 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.27_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.27_Pipeline_2 
Execute         schedule -model ProcessingElement.27_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.531 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.27_Pipeline_2.
Execute         set_default_model ProcessingElement.27_Pipeline_2 
Execute         bind -model ProcessingElement.27_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.531 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.27_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.531 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.531 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.532 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.533 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.27_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.27_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.533 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.27_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.27_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.27_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.533 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.27_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.27 
Execute         schedule -model ProcessingElement.27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.533 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.27.
Execute         set_default_model ProcessingElement.27 
Execute         bind -model ProcessingElement.27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.534 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.28_Pipeline_1 
Execute         schedule -model ProcessingElement.28_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.534 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.28_Pipeline_1.
Execute         set_default_model ProcessingElement.28_Pipeline_1 
Execute         bind -model ProcessingElement.28_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.534 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.28_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.28_Pipeline_2 
Execute         schedule -model ProcessingElement.28_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.535 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.28_Pipeline_2.
Execute         set_default_model ProcessingElement.28_Pipeline_2 
Execute         bind -model ProcessingElement.28_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.535 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.28_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.535 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.535 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.535 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.536 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.28_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.28_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.537 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.28_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.28_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.28_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.537 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.28_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.28 
Execute         schedule -model ProcessingElement.28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.537 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.28.
Execute         set_default_model ProcessingElement.28 
Execute         bind -model ProcessingElement.28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.538 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.29_Pipeline_1 
Execute         schedule -model ProcessingElement.29_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.538 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.29_Pipeline_1.
Execute         set_default_model ProcessingElement.29_Pipeline_1 
Execute         bind -model ProcessingElement.29_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.538 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.29_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.29_Pipeline_2 
Execute         schedule -model ProcessingElement.29_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.538 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.29_Pipeline_2.
Execute         set_default_model ProcessingElement.29_Pipeline_2 
Execute         bind -model ProcessingElement.29_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.538 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.29_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.538 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.538 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.540 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.540 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.29_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.29_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.541 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.29_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.29_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.29_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.541 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.29_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.29 
Execute         schedule -model ProcessingElement.29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.541 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.29.
Execute         set_default_model ProcessingElement.29 
Execute         bind -model ProcessingElement.29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.541 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.30_Pipeline_1 
Execute         schedule -model ProcessingElement.30_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.542 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.30_Pipeline_1.
Execute         set_default_model ProcessingElement.30_Pipeline_1 
Execute         bind -model ProcessingElement.30_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.542 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.30_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.30_Pipeline_2 
Execute         schedule -model ProcessingElement.30_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.542 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.30_Pipeline_2.
Execute         set_default_model ProcessingElement.30_Pipeline_2 
Execute         bind -model ProcessingElement.30_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.542 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.30_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.542 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.542 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.542 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.543 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.30_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.30_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.544 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.30_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.30_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.30_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.544 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.30_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.30 
Execute         schedule -model ProcessingElement.30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.544 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.30.
Execute         set_default_model ProcessingElement.30 
Execute         bind -model ProcessingElement.30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.545 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.31_Pipeline_1 
Execute         schedule -model ProcessingElement.31_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.545 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.31_Pipeline_1.
Execute         set_default_model ProcessingElement.31_Pipeline_1 
Execute         bind -model ProcessingElement.31_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.545 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.31_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.31_Pipeline_2 
Execute         schedule -model ProcessingElement.31_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.545 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.31_Pipeline_2.
Execute         set_default_model ProcessingElement.31_Pipeline_2 
Execute         bind -model ProcessingElement.31_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.545 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.31_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         schedule -model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner_InitializeABuffer_Outer'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.546 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
Execute         set_default_model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         bind -model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.546 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.547 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.547 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.31_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement.31_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.548 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.31_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement.31_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement.31_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.548 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.31_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement.31 
Execute         schedule -model ProcessingElement.31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.548 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.31.
Execute         set_default_model ProcessingElement.31 
Execute         bind -model ProcessingElement.31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.548 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement_Pipeline_1 
Execute         schedule -model ProcessingElement_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.548 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement_Pipeline_1.
Execute         set_default_model ProcessingElement_Pipeline_1 
Execute         bind -model ProcessingElement_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.548 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement_Pipeline_2 
Execute         schedule -model ProcessingElement_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.549 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement_Pipeline_2.
Execute         set_default_model ProcessingElement_Pipeline_2 
Execute         bind -model ProcessingElement_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.549 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_InitializeABuffer_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement_Pipeline_InitializeABuffer_Inner 
Execute         schedule -model ProcessingElement_Pipeline_InitializeABuffer_Inner 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitializeABuffer_Inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'InitializeABuffer_Inner'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.549 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement_Pipeline_InitializeABuffer_Inner.
Execute         set_default_model ProcessingElement_Pipeline_InitializeABuffer_Inner 
Execute         bind -model ProcessingElement_Pipeline_InitializeABuffer_Inner 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.549 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement_Pipeline_InitializeABuffer_Inner.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
Execute         schedule -model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pipeline_N_Pipeline_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'Pipeline_N_Pipeline_M'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.549 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.
Execute         set_default_model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
Execute         bind -model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.550 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement_Pipeline_WriteC_Flattened 
Execute         schedule -model ProcessingElement_Pipeline_WriteC_Flattened 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_Flattened'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WriteC_Flattened'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.551 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement_Pipeline_WriteC_Flattened.
Execute         set_default_model ProcessingElement_Pipeline_WriteC_Flattened 
Execute         bind -model ProcessingElement_Pipeline_WriteC_Flattened 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.551 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement_Pipeline_WriteC_Flattened.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProcessingElement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ProcessingElement 
Execute         schedule -model ProcessingElement 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.551 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.sched.adb -f 
INFO-FLOW: Finish scheduling ProcessingElement.
Execute         set_default_model ProcessingElement 
Execute         bind -model ProcessingElement 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.551 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.bind.adb -f 
INFO-FLOW: Finish binding ProcessingElement.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
Execute         schedule -model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.552 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.
Execute         set_default_model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
Execute         bind -model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.552 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.bind.adb -f 
INFO-FLOW: Finish binding ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWidthC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvertWidthC 
Execute         schedule -model ConvertWidthC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.552 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWidthC.
Execute         set_default_model ConvertWidthC 
Execute         bind -model ConvertWidthC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.552 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.bind.adb -f 
INFO-FLOW: Finish binding ConvertWidthC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
Execute         schedule -model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.554 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.sched.adb -f 
INFO-FLOW: Finish scheduling WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.
Execute         set_default_model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
Execute         bind -model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.554 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.bind.adb -f 
INFO-FLOW: Finish binding WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model WriteC 
Execute         schedule -model WriteC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.554 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.sched.adb -f 
INFO-FLOW: Finish scheduling WriteC.
Execute         set_default_model WriteC 
Execute         bind -model WriteC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.554 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.bind.adb -f 
INFO-FLOW: Finish binding WriteC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiplicationKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MatrixMultiplicationKernel 
Execute         schedule -model MatrixMultiplicationKernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_WriteC_U0 (from entry_proc_U0 to WriteC_U0) to 6 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.556 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.sched.adb -f 
INFO-FLOW: Finish scheduling MatrixMultiplicationKernel.
Execute         set_default_model MatrixMultiplicationKernel 
Execute         bind -model MatrixMultiplicationKernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.557 GB.
Execute         syn_report -verbosereport -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.bind.adb -f 
INFO-FLOW: Finish binding MatrixMultiplicationKernel.
Execute         get_model_list MatrixMultiplicationKernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
Execute         rtl_gen_preprocess ReadA 
Execute         rtl_gen_preprocess TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
Execute         rtl_gen_preprocess TransposeA 
Execute         rtl_gen_preprocess ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
Execute         rtl_gen_preprocess ReadB 
Execute         rtl_gen_preprocess ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
Execute         rtl_gen_preprocess ConvertWidthB 
Execute         rtl_gen_preprocess FeedB_Pipeline_1 
Execute         rtl_gen_preprocess FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
Execute         rtl_gen_preprocess FeedB 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.1_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.1 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.2_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.2 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.3_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.3 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.4_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.4 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.5_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.5 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.6_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.6 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.7_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.7 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.8_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.8 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.9_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.9 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.10_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.10 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.11_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.11 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.12_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.12 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.13_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.13 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.14_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.14 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.15_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.15 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.16_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.16 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.17_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.17 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.18_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.18 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.19_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.19 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.20_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.20 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.21_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.21 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.22_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.22 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.23_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.23 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.24_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.24 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.25_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.25 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.26_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.26 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.27_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.27 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.28_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.28 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.29_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.29 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.30_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.30 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement.31_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement.31 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_1 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_2 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_InitializeABuffer_Inner 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
Execute         rtl_gen_preprocess ProcessingElement_Pipeline_WriteC_Flattened 
Execute         rtl_gen_preprocess ProcessingElement 
Execute         rtl_gen_preprocess ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
Execute         rtl_gen_preprocess ConvertWidthC 
Execute         rtl_gen_preprocess WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
Execute         rtl_gen_preprocess WriteC 
Execute         rtl_gen_preprocess MatrixMultiplicationKernel 
INFO-FLOW: Model list for RTL generation: entry_proc ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 ReadA TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 TransposeA ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 ReadB ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory ConvertWidthB FeedB_Pipeline_1 FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M FeedB ProcessingElement.1_Pipeline_1 ProcessingElement.1_Pipeline_2 ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.1_Pipeline_WriteC_Flattened ProcessingElement.1 ProcessingElement.2_Pipeline_1 ProcessingElement.2_Pipeline_2 ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.2_Pipeline_WriteC_Flattened ProcessingElement.2 ProcessingElement.3_Pipeline_1 ProcessingElement.3_Pipeline_2 ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.3_Pipeline_WriteC_Flattened ProcessingElement.3 ProcessingElement.4_Pipeline_1 ProcessingElement.4_Pipeline_2 ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.4_Pipeline_WriteC_Flattened ProcessingElement.4 ProcessingElement.5_Pipeline_1 ProcessingElement.5_Pipeline_2 ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.5_Pipeline_WriteC_Flattened ProcessingElement.5 ProcessingElement.6_Pipeline_1 ProcessingElement.6_Pipeline_2 ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.6_Pipeline_WriteC_Flattened ProcessingElement.6 ProcessingElement.7_Pipeline_1 ProcessingElement.7_Pipeline_2 ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.7_Pipeline_WriteC_Flattened ProcessingElement.7 ProcessingElement.8_Pipeline_1 ProcessingElement.8_Pipeline_2 ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.8_Pipeline_WriteC_Flattened ProcessingElement.8 ProcessingElement.9_Pipeline_1 ProcessingElement.9_Pipeline_2 ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.9_Pipeline_WriteC_Flattened ProcessingElement.9 ProcessingElement.10_Pipeline_1 ProcessingElement.10_Pipeline_2 ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.10_Pipeline_WriteC_Flattened ProcessingElement.10 ProcessingElement.11_Pipeline_1 ProcessingElement.11_Pipeline_2 ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.11_Pipeline_WriteC_Flattened ProcessingElement.11 ProcessingElement.12_Pipeline_1 ProcessingElement.12_Pipeline_2 ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.12_Pipeline_WriteC_Flattened ProcessingElement.12 ProcessingElement.13_Pipeline_1 ProcessingElement.13_Pipeline_2 ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.13_Pipeline_WriteC_Flattened ProcessingElement.13 ProcessingElement.14_Pipeline_1 ProcessingElement.14_Pipeline_2 ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.14_Pipeline_WriteC_Flattened ProcessingElement.14 ProcessingElement.15_Pipeline_1 ProcessingElement.15_Pipeline_2 ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.15_Pipeline_WriteC_Flattened ProcessingElement.15 ProcessingElement.16_Pipeline_1 ProcessingElement.16_Pipeline_2 ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.16_Pipeline_WriteC_Flattened ProcessingElement.16 ProcessingElement.17_Pipeline_1 ProcessingElement.17_Pipeline_2 ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.17_Pipeline_WriteC_Flattened ProcessingElement.17 ProcessingElement.18_Pipeline_1 ProcessingElement.18_Pipeline_2 ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.18_Pipeline_WriteC_Flattened ProcessingElement.18 ProcessingElement.19_Pipeline_1 ProcessingElement.19_Pipeline_2 ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.19_Pipeline_WriteC_Flattened ProcessingElement.19 ProcessingElement.20_Pipeline_1 ProcessingElement.20_Pipeline_2 ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.20_Pipeline_WriteC_Flattened ProcessingElement.20 ProcessingElement.21_Pipeline_1 ProcessingElement.21_Pipeline_2 ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.21_Pipeline_WriteC_Flattened ProcessingElement.21 ProcessingElement.22_Pipeline_1 ProcessingElement.22_Pipeline_2 ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.22_Pipeline_WriteC_Flattened ProcessingElement.22 ProcessingElement.23_Pipeline_1 ProcessingElement.23_Pipeline_2 ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.23_Pipeline_WriteC_Flattened ProcessingElement.23 ProcessingElement.24_Pipeline_1 ProcessingElement.24_Pipeline_2 ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.24_Pipeline_WriteC_Flattened ProcessingElement.24 ProcessingElement.25_Pipeline_1 ProcessingElement.25_Pipeline_2 ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.25_Pipeline_WriteC_Flattened ProcessingElement.25 ProcessingElement.26_Pipeline_1 ProcessingElement.26_Pipeline_2 ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.26_Pipeline_WriteC_Flattened ProcessingElement.26 ProcessingElement.27_Pipeline_1 ProcessingElement.27_Pipeline_2 ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.27_Pipeline_WriteC_Flattened ProcessingElement.27 ProcessingElement.28_Pipeline_1 ProcessingElement.28_Pipeline_2 ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.28_Pipeline_WriteC_Flattened ProcessingElement.28 ProcessingElement.29_Pipeline_1 ProcessingElement.29_Pipeline_2 ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.29_Pipeline_WriteC_Flattened ProcessingElement.29 ProcessingElement.30_Pipeline_1 ProcessingElement.30_Pipeline_2 ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.30_Pipeline_WriteC_Flattened ProcessingElement.30 ProcessingElement.31_Pipeline_1 ProcessingElement.31_Pipeline_2 ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.31_Pipeline_WriteC_Flattened ProcessingElement.31 ProcessingElement_Pipeline_1 ProcessingElement_Pipeline_2 ProcessingElement_Pipeline_InitializeABuffer_Inner ProcessingElement_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_Pipeline_WriteC_Flattened ProcessingElement ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 ConvertWidthC WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 WriteC MatrixMultiplicationKernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.558 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model entry_proc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model entry_proc -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model entry_proc -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2' pipeline 'ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.560 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
Execute         gen_rtl ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
Execute         syn_report -csynth -model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.adb 
Execute         db_write -model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ReadA -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_37ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_60ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadA'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.565 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadA -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ReadA 
Execute         gen_rtl ReadA -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ReadA 
Execute         syn_report -csynth -model ReadA -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ReadA_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ReadA -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ReadA_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ReadA -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ReadA -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.adb 
Execute         db_write -model ReadA -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ReadA -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1' pipeline 'TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.567 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
Execute         gen_rtl TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
Execute         syn_report -csynth -model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.adb 
Execute         db_write -model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TransposeA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model TransposeA -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_41ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_64ns_87_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TransposeA'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.570 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl TransposeA -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_TransposeA 
Execute         gen_rtl TransposeA -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_TransposeA 
Execute         syn_report -csynth -model TransposeA -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/TransposeA_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model TransposeA -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/TransposeA_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model TransposeA -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model TransposeA -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.adb 
Execute         db_write -model TransposeA -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info TransposeA -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1' pipeline 'ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.572 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
Execute         gen_rtl ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
Execute         syn_report -csynth -model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.adb 
Execute         db_write -model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ReadB -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_37ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_60ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadB'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.575 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadB -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ReadB 
Execute         gen_rtl ReadB -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ReadB 
Execute         syn_report -csynth -model ReadB -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ReadB_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ReadB -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ReadB_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ReadB -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ReadB -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.adb 
Execute         db_write -model ReadB -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ReadB -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory' pipeline 'ConvertWidthB_Outer_ConvertWidthB_Memory' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.577 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
Execute         gen_rtl ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
Execute         syn_report -csynth -model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.adb 
Execute         db_write -model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWidthB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ConvertWidthB -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_32ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_55s_24ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWidthB'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.578 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvertWidthB -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ConvertWidthB 
Execute         gen_rtl ConvertWidthB -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ConvertWidthB 
Execute         syn_report -csynth -model ConvertWidthB -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ConvertWidthB_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ConvertWidthB -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ConvertWidthB_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ConvertWidthB -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ConvertWidthB -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.adb 
Execute         db_write -model ConvertWidthB -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ConvertWidthB -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FeedB_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FeedB_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'FeedB_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.579 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl FeedB_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_FeedB_Pipeline_1 
Execute         gen_rtl FeedB_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_FeedB_Pipeline_1 
Execute         syn_report -csynth -model FeedB_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/FeedB_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model FeedB_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/FeedB_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model FeedB_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model FeedB_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.adb 
Execute         db_write -model FeedB_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FeedB_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M' pipeline 'FeedB_Pipeline_N_FeedB_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.580 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
Execute         gen_rtl FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
Execute         syn_report -csynth -model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.adb 
Execute         db_write -model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FeedB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FeedB -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'FeedB'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.582 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl FeedB -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_FeedB 
Execute         gen_rtl FeedB -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_FeedB 
Execute         syn_report -csynth -model FeedB -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/FeedB_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model FeedB -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/FeedB_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model FeedB -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model FeedB -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.adb 
Execute         db_write -model FeedB -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FeedB -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.1_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.583 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.1_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_1 
Execute         gen_rtl ProcessingElement.1_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.1_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.1_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.1_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.1_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.1_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.1_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.1_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.584 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.1_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_2 
Execute         gen_rtl ProcessingElement.1_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.1_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.1_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.1_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.1_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.1_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.1_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.584 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.587 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.1_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_1_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.591 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.1_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.1_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.1_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.1_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.1_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.1_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.1_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.1_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_1'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.593 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_1 
Execute         gen_rtl ProcessingElement.1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_1 
Execute         syn_report -csynth -model ProcessingElement.1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.adb 
Execute         db_write -model ProcessingElement.1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.2_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.594 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.2_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_1 
Execute         gen_rtl ProcessingElement.2_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.2_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.2_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.2_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.2_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.2_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.2_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.2_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.595 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.2_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_2 
Execute         gen_rtl ProcessingElement.2_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.2_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.2_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.2_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.2_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.2_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.2_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.596 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.599 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.2_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_2_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.602 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.2_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.2_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_2_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.2_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.2_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.2_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.2_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.2_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.2_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_2'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.604 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_2 
Execute         gen_rtl ProcessingElement.2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_2 
Execute         syn_report -csynth -model ProcessingElement.2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.adb 
Execute         db_write -model ProcessingElement.2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.3_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.606 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.3_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_1 
Execute         gen_rtl ProcessingElement.3_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.3_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.3_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.3_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.3_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.3_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.3_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.3_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.607 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.3_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_2 
Execute         gen_rtl ProcessingElement.3_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.3_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.3_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.3_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.3_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.3_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.3_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.607 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.610 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.3_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_3_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.614 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.3_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.3_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_3_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.3_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.3_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.3_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.3_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.3_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.3_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.3 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_3'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.616 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.3 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_3 
Execute         gen_rtl ProcessingElement.3 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_3 
Execute         syn_report -csynth -model ProcessingElement.3 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.3 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_3_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.3 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.3 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.adb 
Execute         db_write -model ProcessingElement.3 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.3 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.4_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.617 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.4_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_1 
Execute         gen_rtl ProcessingElement.4_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.4_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.4_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.4_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.4_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.4_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.4_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.4_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.618 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.4_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_2 
Execute         gen_rtl ProcessingElement.4_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.4_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.4_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.4_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.4_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.4_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.4_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.620 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.623 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.4_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_4_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.625 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.4_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.4_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_4_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.4_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.4_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.4_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.4_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.4_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.4_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.4 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_4'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.627 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.4 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_4 
Execute         gen_rtl ProcessingElement.4 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_4 
Execute         syn_report -csynth -model ProcessingElement.4 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.4 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_4_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.4 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.4 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.adb 
Execute         db_write -model ProcessingElement.4 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.4 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.5_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.629 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.5_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_1 
Execute         gen_rtl ProcessingElement.5_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.5_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.5_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.5_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.5_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.5_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.5_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.5_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.630 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.5_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_2 
Execute         gen_rtl ProcessingElement.5_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.5_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.5_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.5_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.5_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.5_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.5_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.631 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.634 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.5_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_5_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.637 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.5_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.5_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_5_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.5_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.5_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.5_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.5_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.5_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.5_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.5 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_5'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.639 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.5 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_5 
Execute         gen_rtl ProcessingElement.5 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_5 
Execute         syn_report -csynth -model ProcessingElement.5 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.5 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_5_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.5 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.5 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.adb 
Execute         db_write -model ProcessingElement.5 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.5 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.6_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.641 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.6_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_1 
Execute         gen_rtl ProcessingElement.6_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.6_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.6_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.6_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.6_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.6_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.6_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.6_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.641 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.6_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_2 
Execute         gen_rtl ProcessingElement.6_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.6_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.6_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.6_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.6_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.6_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.6_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.642 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.646 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.6_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_6_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.649 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.6_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.6_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_6_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.6_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.6_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.6_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.6_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.6_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.6_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.6 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_6'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.651 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.6 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_6 
Execute         gen_rtl ProcessingElement.6 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_6 
Execute         syn_report -csynth -model ProcessingElement.6 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.6 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_6_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.6 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.6 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.adb 
Execute         db_write -model ProcessingElement.6 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.6 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.7_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.652 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.7_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_1 
Execute         gen_rtl ProcessingElement.7_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.7_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.7_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.7_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.7_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.7_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.7_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.7_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.653 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.7_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_2 
Execute         gen_rtl ProcessingElement.7_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.7_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.7_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.7_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.7_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.7_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.7_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.654 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.657 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.7_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_7_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.660 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.7_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.7_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_7_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.7_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.7_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.7_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.7_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.7_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.7_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.7 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_7'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.662 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.7 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_7 
Execute         gen_rtl ProcessingElement.7 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_7 
Execute         syn_report -csynth -model ProcessingElement.7 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.7 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_7_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.7 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.7 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.adb 
Execute         db_write -model ProcessingElement.7 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.7 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.8_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.664 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.8_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_1 
Execute         gen_rtl ProcessingElement.8_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.8_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.8_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.8_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.8_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.8_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.8_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.8_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.665 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.8_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_2 
Execute         gen_rtl ProcessingElement.8_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.8_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.8_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.8_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.8_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.8_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.8_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.666 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.668 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.8_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_8_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.672 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.8_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.8_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_8_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.8_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.8_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.8_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.8_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.8_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.8_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.8 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_8'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.674 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.8 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_8 
Execute         gen_rtl ProcessingElement.8 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_8 
Execute         syn_report -csynth -model ProcessingElement.8 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.8 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_8_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.8 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.8 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.adb 
Execute         db_write -model ProcessingElement.8 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.8 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.9_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.676 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.9_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_1 
Execute         gen_rtl ProcessingElement.9_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.9_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.9_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.9_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.9_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.9_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.9_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.9_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.676 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.9_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_2 
Execute         gen_rtl ProcessingElement.9_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.9_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.9_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.9_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.9_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.9_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.9_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.677 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.681 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.9_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_9_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.684 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.9_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.9_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.9_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.9_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.9_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.9_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.9_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.9_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.9 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_9'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.686 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.9 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_9 
Execute         gen_rtl ProcessingElement.9 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_9 
Execute         syn_report -csynth -model ProcessingElement.9 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.9 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_9_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.9 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.9 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.adb 
Execute         db_write -model ProcessingElement.9 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.9 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.10_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.687 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.10_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_1 
Execute         gen_rtl ProcessingElement.10_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.10_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.10_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.10_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.10_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.10_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.10_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.10_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.688 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.10_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_2 
Execute         gen_rtl ProcessingElement.10_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.10_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.10_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.10_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.10_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.10_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.10_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.689 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.692 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.10_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_10_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.695 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.10_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.10_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_10_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.10_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.10_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.10_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.10_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.10_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.10_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.10 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_10'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.698 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.10 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_10 
Execute         gen_rtl ProcessingElement.10 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_10 
Execute         syn_report -csynth -model ProcessingElement.10 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.10 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_10_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.10 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.10 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.adb 
Execute         db_write -model ProcessingElement.10 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.10 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.11_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.699 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.11_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_1 
Execute         gen_rtl ProcessingElement.11_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.11_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.11_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.11_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.11_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.11_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.11_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.11_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.700 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.11_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_2 
Execute         gen_rtl ProcessingElement.11_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.11_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.11_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.11_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.11_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.11_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.11_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.701 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.704 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.11_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_11_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.707 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.11_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.11_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_11_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.11_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.11_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.11_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.11_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.11_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.11_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.11 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_11'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.709 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.11 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_11 
Execute         gen_rtl ProcessingElement.11 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_11 
Execute         syn_report -csynth -model ProcessingElement.11 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.11 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_11_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.11 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.11 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.adb 
Execute         db_write -model ProcessingElement.11 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.11 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.12_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.711 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.12_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_1 
Execute         gen_rtl ProcessingElement.12_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.12_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.12_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.12_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.12_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.12_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.12_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.12_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.712 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.12_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_2 
Execute         gen_rtl ProcessingElement.12_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.12_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.12_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.12_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.12_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.12_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.12_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.713 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.715 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.12_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_12_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.719 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.12_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.12_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_12_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.12_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.12_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.12_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.12_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.12_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.12_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.12 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_12'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.721 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.12 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_12 
Execute         gen_rtl ProcessingElement.12 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_12 
Execute         syn_report -csynth -model ProcessingElement.12 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.12 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_12_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.12 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.12 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.adb 
Execute         db_write -model ProcessingElement.12 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.12 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.13_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.723 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.13_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_1 
Execute         gen_rtl ProcessingElement.13_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.13_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.13_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.13_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.13_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.13_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.13_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.13_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.724 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.13_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_2 
Execute         gen_rtl ProcessingElement.13_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.13_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.13_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.13_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.13_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.13_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.13_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.725 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.727 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.13_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_13_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.731 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.13_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.13_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_13_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.13_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.13_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.13_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.13_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.13_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.13_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.13 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_13'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.733 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.13 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_13 
Execute         gen_rtl ProcessingElement.13 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_13 
Execute         syn_report -csynth -model ProcessingElement.13 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.13 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_13_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.13 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.13 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.adb 
Execute         db_write -model ProcessingElement.13 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.13 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.14_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.735 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.14_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_1 
Execute         gen_rtl ProcessingElement.14_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.14_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.14_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.14_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.14_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.14_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.14_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.14_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.736 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.14_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_2 
Execute         gen_rtl ProcessingElement.14_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.14_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.14_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.14_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.14_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.14_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.14_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.737 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.739 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.14_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_14_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.743 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.14_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.14_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_14_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.14_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.14_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.14_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.14_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.14_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.14_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.14 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_14'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.745 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.14 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_14 
Execute         gen_rtl ProcessingElement.14 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_14 
Execute         syn_report -csynth -model ProcessingElement.14 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.14 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_14_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.14 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.14 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.adb 
Execute         db_write -model ProcessingElement.14 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.14 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.15_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.747 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.15_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_1 
Execute         gen_rtl ProcessingElement.15_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.15_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.15_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.15_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.15_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.15_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.15_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.15_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.748 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.15_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_2 
Execute         gen_rtl ProcessingElement.15_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.15_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.15_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.15_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.15_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.15_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.15_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.749 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.751 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.15_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_15_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.755 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.15_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.15_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_15_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.15_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.15_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.15_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.15_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.15_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.15_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.15 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_15'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.757 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.15 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_15 
Execute         gen_rtl ProcessingElement.15 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_15 
Execute         syn_report -csynth -model ProcessingElement.15 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.15 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_15_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.15 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.15 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.adb 
Execute         db_write -model ProcessingElement.15 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.15 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.16_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.759 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.16_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_1 
Execute         gen_rtl ProcessingElement.16_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.16_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.16_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.16_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.16_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.16_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.16_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.16_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.760 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.16_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_2 
Execute         gen_rtl ProcessingElement.16_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.16_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.16_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.16_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.16_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.16_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.16_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.761 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.763 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.16_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_16_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.767 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.16_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.16_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_16_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.16_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.16_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.16_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.16_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.16_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.16_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.16 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_16'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.769 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.16 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_16 
Execute         gen_rtl ProcessingElement.16 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_16 
Execute         syn_report -csynth -model ProcessingElement.16 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.16 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_16_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.16 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.16 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.adb 
Execute         db_write -model ProcessingElement.16 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.16 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.17_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.771 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.17_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_1 
Execute         gen_rtl ProcessingElement.17_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.17_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.17_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.17_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.17_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.17_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.17_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.17_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.772 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.17_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_2 
Execute         gen_rtl ProcessingElement.17_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.17_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.17_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.17_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.17_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.17_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.17_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.773 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.776 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.17_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_17_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.779 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.17_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.17_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_17_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.17_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.17_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.17_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.17_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.17_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.17_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.17 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_17'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.781 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.17 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_17 
Execute         gen_rtl ProcessingElement.17 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_17 
Execute         syn_report -csynth -model ProcessingElement.17 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.17 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_17_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.17 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.17 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.adb 
Execute         db_write -model ProcessingElement.17 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.17 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.18_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.783 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.18_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_1 
Execute         gen_rtl ProcessingElement.18_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.18_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.18_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.18_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.18_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.18_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.18_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.18_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.784 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.18_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_2 
Execute         gen_rtl ProcessingElement.18_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.18_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.18_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.18_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.18_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.18_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.18_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.785 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.788 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.18_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_18_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.791 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.18_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.18_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_18_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.18_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.18_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.18_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.18_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.18_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.18_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.18 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_18'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.794 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.18 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_18 
Execute         gen_rtl ProcessingElement.18 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_18 
Execute         syn_report -csynth -model ProcessingElement.18 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.18 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_18_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.18 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.18 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.adb 
Execute         db_write -model ProcessingElement.18 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.18 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.19_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.795 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.19_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_1 
Execute         gen_rtl ProcessingElement.19_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.19_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.19_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.19_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.19_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.19_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.19_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.19_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.797 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.19_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_2 
Execute         gen_rtl ProcessingElement.19_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.19_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.19_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.19_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.19_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.19_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.19_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.798 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.800 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.19_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_19_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.804 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.19_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.19_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_19_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.19_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.19_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.19_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.19_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.19_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.19_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.19 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_19'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.806 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.19 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_19 
Execute         gen_rtl ProcessingElement.19 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_19 
Execute         syn_report -csynth -model ProcessingElement.19 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.19 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_19_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.19 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.19 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.adb 
Execute         db_write -model ProcessingElement.19 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.19 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.20_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.808 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.20_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_1 
Execute         gen_rtl ProcessingElement.20_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.20_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.20_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.20_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.20_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.20_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.20_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.20_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.810 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.20_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_2 
Execute         gen_rtl ProcessingElement.20_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.20_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.20_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.20_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.20_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.20_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.20_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.811 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.812 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.20_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_20_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.816 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.20_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.20_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_20_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.20_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.20_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.20_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.20_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.20_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.20_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.20 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_20'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.819 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.20 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_20 
Execute         gen_rtl ProcessingElement.20 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_20 
Execute         syn_report -csynth -model ProcessingElement.20 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.20 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_20_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.20 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.20 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.adb 
Execute         db_write -model ProcessingElement.20 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.20 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.21_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.821 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.21_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_1 
Execute         gen_rtl ProcessingElement.21_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.21_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.21_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.21_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.21_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.21_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.21_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.21_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.823 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.21_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_2 
Execute         gen_rtl ProcessingElement.21_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.21_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.21_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.21_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.21_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.21_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.21_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.824 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.825 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.21_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_21_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.828 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.21_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.21_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_21_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.21_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.21_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.21_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.21_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.21_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.21_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.21 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_21'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.832 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.21 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_21 
Execute         gen_rtl ProcessingElement.21 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_21 
Execute         syn_report -csynth -model ProcessingElement.21 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.21 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_21_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.21 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.21 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.adb 
Execute         db_write -model ProcessingElement.21 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.21 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.22_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.834 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.22_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_1 
Execute         gen_rtl ProcessingElement.22_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.22_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.22_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.22_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.22_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.22_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.22_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.22_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.836 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.22_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_2 
Execute         gen_rtl ProcessingElement.22_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.22_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.22_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.22_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.22_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.22_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.22_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.836 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.838 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.22_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_22_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.841 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.22_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.22_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_22_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.22_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.22_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.22_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.22_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.22_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.22_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.22 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_22'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.844 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.22 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_22 
Execute         gen_rtl ProcessingElement.22 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_22 
Execute         syn_report -csynth -model ProcessingElement.22 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.22 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_22_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.22 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.22 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.adb 
Execute         db_write -model ProcessingElement.22 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.22 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.23_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.847 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.23_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_1 
Execute         gen_rtl ProcessingElement.23_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.23_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.23_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.23_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.23_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.23_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.23_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.23_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.849 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.23_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_2 
Execute         gen_rtl ProcessingElement.23_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.23_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.23_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.23_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.23_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.23_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.23_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.849 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.850 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.23_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_23_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.853 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.23_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.23_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.23_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.23_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.23_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.23_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.23_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.23_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.23 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_23'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.857 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.23 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_23 
Execute         gen_rtl ProcessingElement.23 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_23 
Execute         syn_report -csynth -model ProcessingElement.23 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.23 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_23_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.23 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.23 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.adb 
Execute         db_write -model ProcessingElement.23 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.23 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.24_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.860 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.24_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_1 
Execute         gen_rtl ProcessingElement.24_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.24_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.24_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.24_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.24_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.24_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.24_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.24_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.862 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.24_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_2 
Execute         gen_rtl ProcessingElement.24_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.24_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.24_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.24_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.24_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.24_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.24_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.862 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.864 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.24_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_24_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.866 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.24_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.24_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_24_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.24_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.24_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.24_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.24_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.24_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.24_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.24 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_24'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.871 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.24 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_24 
Execute         gen_rtl ProcessingElement.24 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_24 
Execute         syn_report -csynth -model ProcessingElement.24 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.24 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_24_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.24 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.24 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.adb 
Execute         db_write -model ProcessingElement.24 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.24 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.25_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.873 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.25_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_1 
Execute         gen_rtl ProcessingElement.25_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.25_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.25_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.25_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.25_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.25_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.25_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.25_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.875 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.25_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_2 
Execute         gen_rtl ProcessingElement.25_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.25_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.25_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.25_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.25_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.25_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.25_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.876 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.877 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.25_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_25_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.879 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.25_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.25_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_25_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.25_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.25_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.25_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.25_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.25_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.25_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.25 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_25'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.884 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.25 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_25 
Execute         gen_rtl ProcessingElement.25 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_25 
Execute         syn_report -csynth -model ProcessingElement.25 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.25 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_25_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.25 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.25 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.adb 
Execute         db_write -model ProcessingElement.25 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.25 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.26_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.886 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.26_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_1 
Execute         gen_rtl ProcessingElement.26_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.26_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.26_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.26_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.26_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.26_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.26_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.26_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.888 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.26_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_2 
Execute         gen_rtl ProcessingElement.26_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.26_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.26_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.26_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.26_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.26_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.26_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.889 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.890 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.26_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_26_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.893 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.26_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.26_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_26_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.26_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.26_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.26_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.26_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.26_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.26_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.26 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_26'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.897 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.26 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_26 
Execute         gen_rtl ProcessingElement.26 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_26 
Execute         syn_report -csynth -model ProcessingElement.26 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.26 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_26_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.26 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.26 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.adb 
Execute         db_write -model ProcessingElement.26 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.26 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.27_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.899 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.27_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_1 
Execute         gen_rtl ProcessingElement.27_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.27_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.27_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.27_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.27_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.27_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.27_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.27_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.901 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.27_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_2 
Execute         gen_rtl ProcessingElement.27_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.27_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.27_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.27_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.27_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.27_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.27_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.902 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.903 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.27_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_27_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.906 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.27_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.27_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_27_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.27_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.27_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.27_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.27_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.27_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.27_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.27 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_27'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.910 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.27 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_27 
Execute         gen_rtl ProcessingElement.27 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_27 
Execute         syn_report -csynth -model ProcessingElement.27 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.27 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_27_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.27 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.27 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.adb 
Execute         db_write -model ProcessingElement.27 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.27 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.28_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.912 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.28_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_1 
Execute         gen_rtl ProcessingElement.28_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.28_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.28_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.28_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.28_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.28_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.28_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.28_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.915 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.28_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_2 
Execute         gen_rtl ProcessingElement.28_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.28_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.28_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.28_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.28_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.28_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.28_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.916 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.917 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.28_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_28_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.920 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.28_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.28_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_28_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.28_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.28_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.28_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.28_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.28_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.28_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.28 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_28'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.924 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.28 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_28 
Execute         gen_rtl ProcessingElement.28 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_28 
Execute         syn_report -csynth -model ProcessingElement.28 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.28 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_28_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.28 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.28 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.adb 
Execute         db_write -model ProcessingElement.28 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.28 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.29_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.927 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.29_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_1 
Execute         gen_rtl ProcessingElement.29_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.29_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.29_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.29_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.29_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.29_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.29_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.29_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.929 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.29_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_2 
Execute         gen_rtl ProcessingElement.29_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.29_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.29_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.29_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.29_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.29_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.29_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.929 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.929 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.29_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_29_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29_Pipeline_WriteC_Flattened'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.929 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.29_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.29_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_29_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.29_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.29_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.29_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.29_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.29_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.29_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.29 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_29'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.932 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.29 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_29 
Execute         gen_rtl ProcessingElement.29 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_29 
Execute         syn_report -csynth -model ProcessingElement.29 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.29 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_29_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.29 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.29 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.adb 
Execute         db_write -model ProcessingElement.29 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.29 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.30_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.941 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.30_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_1 
Execute         gen_rtl ProcessingElement.30_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.30_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.30_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.30_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.30_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.30_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.30_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.30_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.943 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.30_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_2 
Execute         gen_rtl ProcessingElement.30_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.30_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.30_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.30_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.30_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.30_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.30_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.944 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.945 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.30_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_30_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.948 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.30_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.30_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_30_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.30_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.30_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.30_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.30_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.30_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.30_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.30 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_30'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.952 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.30 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_30 
Execute         gen_rtl ProcessingElement.30 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_30 
Execute         syn_report -csynth -model ProcessingElement.30 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.30 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_30_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.30 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.30 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.adb 
Execute         db_write -model ProcessingElement.30 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.30 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.31_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.954 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.31_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_1 
Execute         gen_rtl ProcessingElement.31_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement.31_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.31_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.31_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.31_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.adb 
Execute         db_write -model ProcessingElement.31_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.31_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.31_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.956 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.31_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_2 
Execute         gen_rtl ProcessingElement.31_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement.31_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.31_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.31_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.31_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.adb 
Execute         db_write -model ProcessingElement.31_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.31_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline 'InitializeABuffer_Inner_InitializeABuffer_Outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.957 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         gen_rtl ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
Execute         syn_report -csynth -model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.adb 
Execute         db_write -model ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.958 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.31_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_31_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.961 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.31_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement.31_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_31_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement.31_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.31_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.31_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.31_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement.31_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.31_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement.31 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_31'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.965 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement.31 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_31 
Execute         gen_rtl ProcessingElement.31 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_31 
Execute         syn_report -csynth -model ProcessingElement.31 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement.31 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_31_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement.31 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement.31 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.adb 
Execute         db_write -model ProcessingElement.31 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement.31 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement_Pipeline_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.968 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement_Pipeline_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_Pipeline_1 
Execute         gen_rtl ProcessingElement_Pipeline_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_Pipeline_1 
Execute         syn_report -csynth -model ProcessingElement_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement_Pipeline_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement_Pipeline_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.adb 
Execute         db_write -model ProcessingElement_Pipeline_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement_Pipeline_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement_Pipeline_2 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.970 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement_Pipeline_2 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_Pipeline_2 
Execute         gen_rtl ProcessingElement_Pipeline_2 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_Pipeline_2 
Execute         syn_report -csynth -model ProcessingElement_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_2_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_2_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement_Pipeline_2 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement_Pipeline_2 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.adb 
Execute         db_write -model ProcessingElement_Pipeline_2 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement_Pipeline_2 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_InitializeABuffer_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement_Pipeline_InitializeABuffer_Inner -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_Pipeline_InitializeABuffer_Inner' pipeline 'InitializeABuffer_Inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_InitializeABuffer_Inner'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.971 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement_Pipeline_InitializeABuffer_Inner -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_Pipeline_InitializeABuffer_Inner 
Execute         gen_rtl ProcessingElement_Pipeline_InitializeABuffer_Inner -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_Pipeline_InitializeABuffer_Inner 
Execute         syn_report -csynth -model ProcessingElement_Pipeline_InitializeABuffer_Inner -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_InitializeABuffer_Inner_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement_Pipeline_InitializeABuffer_Inner -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_InitializeABuffer_Inner_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement_Pipeline_InitializeABuffer_Inner -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement_Pipeline_InitializeABuffer_Inner -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.adb 
Execute         db_write -model ProcessingElement_Pipeline_InitializeABuffer_Inner -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement_Pipeline_InitializeABuffer_Inner -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M' pipeline 'Pipeline_N_Pipeline_M' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_Pipeline_N_Pipeline_M'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.972 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
Execute         gen_rtl ProcessingElement_Pipeline_Pipeline_N_Pipeline_M -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
Execute         syn_report -csynth -model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.adb 
Execute         db_write -model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement_Pipeline_Pipeline_N_Pipeline_M -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement_Pipeline_WriteC_Flattened' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement_Pipeline_WriteC_Flattened -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ProcessingElement_Pipeline_WriteC_Flattened' pipeline 'WriteC_Flattened' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement_Pipeline_WriteC_Flattened'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.974 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement_Pipeline_WriteC_Flattened -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement_Pipeline_WriteC_Flattened 
Execute         gen_rtl ProcessingElement_Pipeline_WriteC_Flattened -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement_Pipeline_WriteC_Flattened 
Execute         syn_report -csynth -model ProcessingElement_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_WriteC_Flattened_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_Pipeline_WriteC_Flattened_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement_Pipeline_WriteC_Flattened -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement_Pipeline_WriteC_Flattened -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.adb 
Execute         db_write -model ProcessingElement_Pipeline_WriteC_Flattened -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement_Pipeline_WriteC_Flattened -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProcessingElement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ProcessingElement -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProcessingElement'.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.978 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ProcessingElement -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ProcessingElement 
Execute         gen_rtl ProcessingElement -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ProcessingElement 
Execute         syn_report -csynth -model ProcessingElement -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ProcessingElement -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ProcessingElement_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ProcessingElement -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ProcessingElement -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.adb 
Execute         db_write -model ProcessingElement -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ProcessingElement -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1' pipeline 'ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.980 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
Execute         gen_rtl ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
Execute         syn_report -csynth -model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.adb 
Execute         db_write -model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWidthC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ConvertWidthC -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_30ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWidthC'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.983 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvertWidthC -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_ConvertWidthC 
Execute         gen_rtl ConvertWidthC -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_ConvertWidthC 
Execute         syn_report -csynth -model ConvertWidthC -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ConvertWidthC_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model ConvertWidthC -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/ConvertWidthC_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model ConvertWidthC -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model ConvertWidthC -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.adb 
Execute         db_write -model ConvertWidthC -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ConvertWidthC -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1' pipeline 'WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.986 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
Execute         gen_rtl WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
Execute         syn_report -csynth -model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.adb 
Execute         db_write -model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model WriteC -top_prefix MatrixMultiplicationKernel_ -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_38ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteC'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.989 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl WriteC -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel_WriteC 
Execute         gen_rtl WriteC -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel_WriteC 
Execute         syn_report -csynth -model WriteC -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/WriteC_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model WriteC -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/WriteC_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model WriteC -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model WriteC -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.adb 
Execute         db_write -model WriteC -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info WriteC -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiplicationKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MatrixMultiplicationKernel -top_prefix  -sub_prefix MatrixMultiplicationKernel_ -mg_file /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/size_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/size_k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MatrixMultiplicationKernel/size_m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MatrixMultiplicationKernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'size_n', 'size_k', 'size_m' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiplicationKernel'.
INFO: [RTMG 210-285] Implementing FIFO 'c_c_U(MatrixMultiplicationKernel_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_0_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_1_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_2_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_3_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_4_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_5_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_6_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_7_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_8_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_9_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_10_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_11_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_12_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_13_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_14_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'aSplit_15_U(MatrixMultiplicationKernel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c5_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_k_c8_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c13_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_0_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bMemory_U(MatrixMultiplicationKernel_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c4_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_k_c7_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c12_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bFeed_U(MatrixMultiplicationKernel_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c3_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_k_c6_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c11_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_0_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_1_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_1_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_0_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_1_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c1_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c9_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_2_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_2_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_2_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_3_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_3_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_3_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_4_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_4_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_4_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_5_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_5_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_5_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_6_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_6_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_6_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_7_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_7_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_7_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_8_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_8_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_8_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_9_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_9_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_9_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_10_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_10_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_10_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_11_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_11_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_11_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_12_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_12_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_12_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_13_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_13_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_13_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_14_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_14_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_14_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_15_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_15_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_15_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_16_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_16_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_16_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_17_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_17_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_17_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_18_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_18_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_18_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_19_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_19_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_19_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_20_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_20_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_20_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_21_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_21_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_21_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_22_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_22_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_22_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_23_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_23_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_23_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_24_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_24_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_24_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_25_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_25_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_25_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_26_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_26_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_26_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_27_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_27_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_27_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_28_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_28_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_28_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_29_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_29_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_29_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_30_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_30_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_30_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'aPipes_31_U(MatrixMultiplicationKernel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPipes_31_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cPipes_31_U(MatrixMultiplicationKernel_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c2_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_k_c_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c10_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cMemory_U(MatrixMultiplicationKernel_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'size_n_c_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_m_c_U(MatrixMultiplicationKernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_WriteC_U0_U(MatrixMultiplicationKernel_start_for_WriteC_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_TransposeA_U0_U(MatrixMultiplicationKernel_start_for_TransposeA_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertWidthB_U0_U(MatrixMultiplicationKernel_start_for_ConvertWidthB_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FeedB_U0_U(MatrixMultiplicationKernel_start_for_FeedB_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertWidthC_U0_U(MatrixMultiplicationKernel_start_for_ConvertWidthC_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ProcessingElement_U0_U(MatrixMultiplicationKernel_start_for_ProcessingElement_U0)' using Shift Registers.
Command         create_rtl_model done; 9.85 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.71 seconds. CPU system time: 0.42 seconds. Elapsed time: 10.14 seconds; current allocated memory: 2.993 GB.
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl MatrixMultiplicationKernel -istop -style xilinx -f -lang vhdl -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/vhdl/MatrixMultiplicationKernel 
Execute         gen_rtl MatrixMultiplicationKernel -istop -style xilinx -f -lang vlog -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/verilog/MatrixMultiplicationKernel 
Execute         syn_report -csynth -model MatrixMultiplicationKernel -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/MatrixMultiplicationKernel_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model MatrixMultiplicationKernel -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/MatrixMultiplicationKernel_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model MatrixMultiplicationKernel -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command         syn_report done; 0.26 sec.
Execute         db_write -model MatrixMultiplicationKernel -f -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.adb 
Execute         db_write -model MatrixMultiplicationKernel -bindview -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MatrixMultiplicationKernel -p /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel 
Execute         export_constraint_db -f -tool general -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.constraint.tcl 
Execute         syn_report -designview -model MatrixMultiplicationKernel -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.design.xml 
Command         syn_report done; 0.66 sec.
Execute         syn_report -csynthDesign -model MatrixMultiplicationKernel -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth.rpt -MHOut /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -wcfg -model MatrixMultiplicationKernel -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model MatrixMultiplicationKernel -o /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.protoinst 
Execute         sc_get_clocks MatrixMultiplicationKernel 
Execute         sc_get_portdomain MatrixMultiplicationKernel 
INFO-FLOW: Model list for RTL component generation: entry_proc ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 ReadA TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 TransposeA ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 ReadB ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory ConvertWidthB FeedB_Pipeline_1 FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M FeedB ProcessingElement.1_Pipeline_1 ProcessingElement.1_Pipeline_2 ProcessingElement.1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.1_Pipeline_WriteC_Flattened ProcessingElement.1 ProcessingElement.2_Pipeline_1 ProcessingElement.2_Pipeline_2 ProcessingElement.2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.2_Pipeline_WriteC_Flattened ProcessingElement.2 ProcessingElement.3_Pipeline_1 ProcessingElement.3_Pipeline_2 ProcessingElement.3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.3_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.3_Pipeline_WriteC_Flattened ProcessingElement.3 ProcessingElement.4_Pipeline_1 ProcessingElement.4_Pipeline_2 ProcessingElement.4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.4_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.4_Pipeline_WriteC_Flattened ProcessingElement.4 ProcessingElement.5_Pipeline_1 ProcessingElement.5_Pipeline_2 ProcessingElement.5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.5_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.5_Pipeline_WriteC_Flattened ProcessingElement.5 ProcessingElement.6_Pipeline_1 ProcessingElement.6_Pipeline_2 ProcessingElement.6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.6_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.6_Pipeline_WriteC_Flattened ProcessingElement.6 ProcessingElement.7_Pipeline_1 ProcessingElement.7_Pipeline_2 ProcessingElement.7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.7_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.7_Pipeline_WriteC_Flattened ProcessingElement.7 ProcessingElement.8_Pipeline_1 ProcessingElement.8_Pipeline_2 ProcessingElement.8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.8_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.8_Pipeline_WriteC_Flattened ProcessingElement.8 ProcessingElement.9_Pipeline_1 ProcessingElement.9_Pipeline_2 ProcessingElement.9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.9_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.9_Pipeline_WriteC_Flattened ProcessingElement.9 ProcessingElement.10_Pipeline_1 ProcessingElement.10_Pipeline_2 ProcessingElement.10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.10_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.10_Pipeline_WriteC_Flattened ProcessingElement.10 ProcessingElement.11_Pipeline_1 ProcessingElement.11_Pipeline_2 ProcessingElement.11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.11_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.11_Pipeline_WriteC_Flattened ProcessingElement.11 ProcessingElement.12_Pipeline_1 ProcessingElement.12_Pipeline_2 ProcessingElement.12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.12_Pipeline_WriteC_Flattened ProcessingElement.12 ProcessingElement.13_Pipeline_1 ProcessingElement.13_Pipeline_2 ProcessingElement.13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.13_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.13_Pipeline_WriteC_Flattened ProcessingElement.13 ProcessingElement.14_Pipeline_1 ProcessingElement.14_Pipeline_2 ProcessingElement.14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.14_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.14_Pipeline_WriteC_Flattened ProcessingElement.14 ProcessingElement.15_Pipeline_1 ProcessingElement.15_Pipeline_2 ProcessingElement.15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.15_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.15_Pipeline_WriteC_Flattened ProcessingElement.15 ProcessingElement.16_Pipeline_1 ProcessingElement.16_Pipeline_2 ProcessingElement.16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.16_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.16_Pipeline_WriteC_Flattened ProcessingElement.16 ProcessingElement.17_Pipeline_1 ProcessingElement.17_Pipeline_2 ProcessingElement.17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.17_Pipeline_WriteC_Flattened ProcessingElement.17 ProcessingElement.18_Pipeline_1 ProcessingElement.18_Pipeline_2 ProcessingElement.18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.18_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.18_Pipeline_WriteC_Flattened ProcessingElement.18 ProcessingElement.19_Pipeline_1 ProcessingElement.19_Pipeline_2 ProcessingElement.19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.19_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.19_Pipeline_WriteC_Flattened ProcessingElement.19 ProcessingElement.20_Pipeline_1 ProcessingElement.20_Pipeline_2 ProcessingElement.20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.20_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.20_Pipeline_WriteC_Flattened ProcessingElement.20 ProcessingElement.21_Pipeline_1 ProcessingElement.21_Pipeline_2 ProcessingElement.21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.21_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.21_Pipeline_WriteC_Flattened ProcessingElement.21 ProcessingElement.22_Pipeline_1 ProcessingElement.22_Pipeline_2 ProcessingElement.22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.22_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.22_Pipeline_WriteC_Flattened ProcessingElement.22 ProcessingElement.23_Pipeline_1 ProcessingElement.23_Pipeline_2 ProcessingElement.23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.23_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.23_Pipeline_WriteC_Flattened ProcessingElement.23 ProcessingElement.24_Pipeline_1 ProcessingElement.24_Pipeline_2 ProcessingElement.24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.24_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.24_Pipeline_WriteC_Flattened ProcessingElement.24 ProcessingElement.25_Pipeline_1 ProcessingElement.25_Pipeline_2 ProcessingElement.25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.25_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.25_Pipeline_WriteC_Flattened ProcessingElement.25 ProcessingElement.26_Pipeline_1 ProcessingElement.26_Pipeline_2 ProcessingElement.26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.26_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.26_Pipeline_WriteC_Flattened ProcessingElement.26 ProcessingElement.27_Pipeline_1 ProcessingElement.27_Pipeline_2 ProcessingElement.27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.27_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.27_Pipeline_WriteC_Flattened ProcessingElement.27 ProcessingElement.28_Pipeline_1 ProcessingElement.28_Pipeline_2 ProcessingElement.28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.28_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.28_Pipeline_WriteC_Flattened ProcessingElement.28 ProcessingElement.29_Pipeline_1 ProcessingElement.29_Pipeline_2 ProcessingElement.29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.29_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.29_Pipeline_WriteC_Flattened ProcessingElement.29 ProcessingElement.30_Pipeline_1 ProcessingElement.30_Pipeline_2 ProcessingElement.30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.30_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.30_Pipeline_WriteC_Flattened ProcessingElement.30 ProcessingElement.31_Pipeline_1 ProcessingElement.31_Pipeline_2 ProcessingElement.31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement.31_Pipeline_Pipeline_N_Pipeline_M ProcessingElement.31_Pipeline_WriteC_Flattened ProcessingElement.31 ProcessingElement_Pipeline_1 ProcessingElement_Pipeline_2 ProcessingElement_Pipeline_InitializeABuffer_Inner ProcessingElement_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_Pipeline_WriteC_Flattened ProcessingElement ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 ConvertWidthC WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 WriteC MatrixMultiplicationKernel
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_mul_32s_28ns_32_1_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_mul_32s_28ns_32_1_1
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ReadA] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_mul_24ns_37ns_60_1_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_mul_24ns_37ns_60_1_1
INFO-FLOW: Found component MatrixMultiplicationKernel_mul_24ns_60ns_83_1_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_mul_24ns_60ns_83_1_1
INFO-FLOW: Handling components in module [TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [TransposeA] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_mul_24ns_41ns_64_1_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_mul_24ns_41ns_64_1_1
INFO-FLOW: Found component MatrixMultiplicationKernel_mul_24ns_64ns_87_1_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_mul_24ns_64ns_87_1_1
INFO-FLOW: Handling components in module [ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ReadB] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.compgen.tcl 
INFO-FLOW: Handling components in module [ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertWidthB] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_mul_24ns_32ns_55_1_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_mul_24ns_32ns_55_1_1
INFO-FLOW: Found component MatrixMultiplicationKernel_mul_55s_24ns_55_1_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_mul_55s_24ns_55_1_1
INFO-FLOW: Handling components in module [FeedB_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FeedB] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_1_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_1_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: Found component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_1_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_2_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_2_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_2_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_3_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_3_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_3_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_3] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_4_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_4_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_4_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_4] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_5_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_5_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_5_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_5] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_6_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_6_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_6_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_6] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_7_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_7_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_7_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_7] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_8_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_8_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_8_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_8] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_9_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_9_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_9_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_9] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_10_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_10_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_10_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_10] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_11_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_11_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_11_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_11] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_12_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_12_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_12_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_12] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_13_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_13_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_13_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_13] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_14_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_14_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_14_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_14] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_15_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_15_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_15_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_15] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_16_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_16_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_16_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_16] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_17_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_17_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_17_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_17] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_18_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_18_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_18_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_18] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_19_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_19_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_19_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_19] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_20_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_20_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_20_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_20] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_21_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_21_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_21_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_21] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_22_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_22_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_22_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_22] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_23_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_23_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_23_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_23] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_24_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_24_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_24_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_24] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_25_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_25_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_25_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_25] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_26_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_26_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_26_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_26] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_27_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_27_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_27_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_27] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_28_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_28_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_28_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_28] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_29_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_29_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_29_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_29] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_30_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_30_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_30_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_30] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_31_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_31_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_31_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_31] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ProcessingElement_Pipeline_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_Pipeline_2] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_Pipeline_InitializeABuffer_Inner] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_Pipeline_Pipeline_N_Pipeline_M] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement_Pipeline_WriteC_Flattened] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ProcessingElement] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: Found component MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertWidthC] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_mul_33ns_30ns_63_1_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_mul_33ns_30ns_63_1_1
INFO-FLOW: Handling components in module [WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [WriteC] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_mul_24ns_38ns_61_1_1.
INFO-FLOW: Append model MatrixMultiplicationKernel_mul_24ns_38ns_61_1_1
INFO-FLOW: Handling components in module [MatrixMultiplicationKernel] ... 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.compgen.tcl 
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w64_d7_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w64_d7_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d1024_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w512_d64_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w512_d64_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w256_d4_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w512_d64_A.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w512_d64_A
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_fifo_w32_d2_S.
INFO-FLOW: Append model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: Found component MatrixMultiplicationKernel_start_for_WriteC_U0.
INFO-FLOW: Append model MatrixMultiplicationKernel_start_for_WriteC_U0
INFO-FLOW: Found component MatrixMultiplicationKernel_start_for_TransposeA_U0.
INFO-FLOW: Append model MatrixMultiplicationKernel_start_for_TransposeA_U0
INFO-FLOW: Found component MatrixMultiplicationKernel_start_for_ConvertWidthB_U0.
INFO-FLOW: Append model MatrixMultiplicationKernel_start_for_ConvertWidthB_U0
INFO-FLOW: Found component MatrixMultiplicationKernel_start_for_FeedB_U0.
INFO-FLOW: Append model MatrixMultiplicationKernel_start_for_FeedB_U0
INFO-FLOW: Found component MatrixMultiplicationKernel_start_for_ConvertWidthC_U0.
INFO-FLOW: Append model MatrixMultiplicationKernel_start_for_ConvertWidthC_U0
INFO-FLOW: Found component MatrixMultiplicationKernel_start_for_ProcessingElement_U0.
INFO-FLOW: Append model MatrixMultiplicationKernel_start_for_ProcessingElement_U0
INFO-FLOW: Found component MatrixMultiplicationKernel_gmem0_m_axi.
INFO-FLOW: Append model MatrixMultiplicationKernel_gmem0_m_axi
INFO-FLOW: Found component MatrixMultiplicationKernel_gmem1_m_axi.
INFO-FLOW: Append model MatrixMultiplicationKernel_gmem1_m_axi
INFO-FLOW: Found component MatrixMultiplicationKernel_gmem2_m_axi.
INFO-FLOW: Append model MatrixMultiplicationKernel_gmem2_m_axi
INFO-FLOW: Found component MatrixMultiplicationKernel_control_s_axi.
INFO-FLOW: Append model MatrixMultiplicationKernel_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2
INFO-FLOW: Append model ReadA
INFO-FLOW: Append model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1
INFO-FLOW: Append model TransposeA
INFO-FLOW: Append model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1
INFO-FLOW: Append model ReadB
INFO-FLOW: Append model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory
INFO-FLOW: Append model ConvertWidthB
INFO-FLOW: Append model FeedB_Pipeline_1
INFO-FLOW: Append model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M
INFO-FLOW: Append model FeedB
INFO-FLOW: Append model ProcessingElement_1_Pipeline_1
INFO-FLOW: Append model ProcessingElement_1_Pipeline_2
INFO-FLOW: Append model ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_1_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_1
INFO-FLOW: Append model ProcessingElement_2_Pipeline_1
INFO-FLOW: Append model ProcessingElement_2_Pipeline_2
INFO-FLOW: Append model ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_2_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_2
INFO-FLOW: Append model ProcessingElement_3_Pipeline_1
INFO-FLOW: Append model ProcessingElement_3_Pipeline_2
INFO-FLOW: Append model ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_3_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_3
INFO-FLOW: Append model ProcessingElement_4_Pipeline_1
INFO-FLOW: Append model ProcessingElement_4_Pipeline_2
INFO-FLOW: Append model ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_4_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_4
INFO-FLOW: Append model ProcessingElement_5_Pipeline_1
INFO-FLOW: Append model ProcessingElement_5_Pipeline_2
INFO-FLOW: Append model ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_5_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_5
INFO-FLOW: Append model ProcessingElement_6_Pipeline_1
INFO-FLOW: Append model ProcessingElement_6_Pipeline_2
INFO-FLOW: Append model ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_6_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_6
INFO-FLOW: Append model ProcessingElement_7_Pipeline_1
INFO-FLOW: Append model ProcessingElement_7_Pipeline_2
INFO-FLOW: Append model ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_7_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_7
INFO-FLOW: Append model ProcessingElement_8_Pipeline_1
INFO-FLOW: Append model ProcessingElement_8_Pipeline_2
INFO-FLOW: Append model ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_8_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_8
INFO-FLOW: Append model ProcessingElement_9_Pipeline_1
INFO-FLOW: Append model ProcessingElement_9_Pipeline_2
INFO-FLOW: Append model ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_9_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_9
INFO-FLOW: Append model ProcessingElement_10_Pipeline_1
INFO-FLOW: Append model ProcessingElement_10_Pipeline_2
INFO-FLOW: Append model ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_10_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_10
INFO-FLOW: Append model ProcessingElement_11_Pipeline_1
INFO-FLOW: Append model ProcessingElement_11_Pipeline_2
INFO-FLOW: Append model ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_11_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_11
INFO-FLOW: Append model ProcessingElement_12_Pipeline_1
INFO-FLOW: Append model ProcessingElement_12_Pipeline_2
INFO-FLOW: Append model ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_12_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_12
INFO-FLOW: Append model ProcessingElement_13_Pipeline_1
INFO-FLOW: Append model ProcessingElement_13_Pipeline_2
INFO-FLOW: Append model ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_13_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_13
INFO-FLOW: Append model ProcessingElement_14_Pipeline_1
INFO-FLOW: Append model ProcessingElement_14_Pipeline_2
INFO-FLOW: Append model ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_14_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_14
INFO-FLOW: Append model ProcessingElement_15_Pipeline_1
INFO-FLOW: Append model ProcessingElement_15_Pipeline_2
INFO-FLOW: Append model ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_15_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_15
INFO-FLOW: Append model ProcessingElement_16_Pipeline_1
INFO-FLOW: Append model ProcessingElement_16_Pipeline_2
INFO-FLOW: Append model ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_16_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_16
INFO-FLOW: Append model ProcessingElement_17_Pipeline_1
INFO-FLOW: Append model ProcessingElement_17_Pipeline_2
INFO-FLOW: Append model ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_17_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_17
INFO-FLOW: Append model ProcessingElement_18_Pipeline_1
INFO-FLOW: Append model ProcessingElement_18_Pipeline_2
INFO-FLOW: Append model ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_18_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_18
INFO-FLOW: Append model ProcessingElement_19_Pipeline_1
INFO-FLOW: Append model ProcessingElement_19_Pipeline_2
INFO-FLOW: Append model ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_19_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_19
INFO-FLOW: Append model ProcessingElement_20_Pipeline_1
INFO-FLOW: Append model ProcessingElement_20_Pipeline_2
INFO-FLOW: Append model ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_20_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_20
INFO-FLOW: Append model ProcessingElement_21_Pipeline_1
INFO-FLOW: Append model ProcessingElement_21_Pipeline_2
INFO-FLOW: Append model ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_21_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_21
INFO-FLOW: Append model ProcessingElement_22_Pipeline_1
INFO-FLOW: Append model ProcessingElement_22_Pipeline_2
INFO-FLOW: Append model ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_22_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_22
INFO-FLOW: Append model ProcessingElement_23_Pipeline_1
INFO-FLOW: Append model ProcessingElement_23_Pipeline_2
INFO-FLOW: Append model ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_23_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_23
INFO-FLOW: Append model ProcessingElement_24_Pipeline_1
INFO-FLOW: Append model ProcessingElement_24_Pipeline_2
INFO-FLOW: Append model ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_24_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_24
INFO-FLOW: Append model ProcessingElement_25_Pipeline_1
INFO-FLOW: Append model ProcessingElement_25_Pipeline_2
INFO-FLOW: Append model ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_25_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_25
INFO-FLOW: Append model ProcessingElement_26_Pipeline_1
INFO-FLOW: Append model ProcessingElement_26_Pipeline_2
INFO-FLOW: Append model ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_26_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_26
INFO-FLOW: Append model ProcessingElement_27_Pipeline_1
INFO-FLOW: Append model ProcessingElement_27_Pipeline_2
INFO-FLOW: Append model ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_27_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_27
INFO-FLOW: Append model ProcessingElement_28_Pipeline_1
INFO-FLOW: Append model ProcessingElement_28_Pipeline_2
INFO-FLOW: Append model ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_28_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_28
INFO-FLOW: Append model ProcessingElement_29_Pipeline_1
INFO-FLOW: Append model ProcessingElement_29_Pipeline_2
INFO-FLOW: Append model ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_29_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_29
INFO-FLOW: Append model ProcessingElement_30_Pipeline_1
INFO-FLOW: Append model ProcessingElement_30_Pipeline_2
INFO-FLOW: Append model ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_30_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_30
INFO-FLOW: Append model ProcessingElement_31_Pipeline_1
INFO-FLOW: Append model ProcessingElement_31_Pipeline_2
INFO-FLOW: Append model ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: Append model ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_31_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement_31
INFO-FLOW: Append model ProcessingElement_Pipeline_1
INFO-FLOW: Append model ProcessingElement_Pipeline_2
INFO-FLOW: Append model ProcessingElement_Pipeline_InitializeABuffer_Inner
INFO-FLOW: Append model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: Append model ProcessingElement_Pipeline_WriteC_Flattened
INFO-FLOW: Append model ProcessingElement
INFO-FLOW: Append model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1
INFO-FLOW: Append model ConvertWidthC
INFO-FLOW: Append model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1
INFO-FLOW: Append model WriteC
INFO-FLOW: Append model MatrixMultiplicationKernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: MatrixMultiplicationKernel_mul_32s_28ns_32_1_1 MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_mul_24ns_37ns_60_1_1 MatrixMultiplicationKernel_mul_24ns_60ns_83_1_1 MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_mul_24ns_41ns_64_1_1 MatrixMultiplicationKernel_mul_24ns_64ns_87_1_1 MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_mul_24ns_32ns_55_1_1 MatrixMultiplicationKernel_mul_55s_24ns_55_1_1 MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1 MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1 MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_mul_33ns_30ns_63_1_1 MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init MatrixMultiplicationKernel_mul_24ns_38ns_61_1_1 MatrixMultiplicationKernel_fifo_w64_d7_S MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d1024_A MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w512_d64_A MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w256_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w256_d4_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w512_d64_A MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_fifo_w32_d2_S MatrixMultiplicationKernel_start_for_WriteC_U0 MatrixMultiplicationKernel_start_for_TransposeA_U0 MatrixMultiplicationKernel_start_for_ConvertWidthB_U0 MatrixMultiplicationKernel_start_for_FeedB_U0 MatrixMultiplicationKernel_start_for_ConvertWidthC_U0 MatrixMultiplicationKernel_start_for_ProcessingElement_U0 MatrixMultiplicationKernel_gmem0_m_axi MatrixMultiplicationKernel_gmem1_m_axi MatrixMultiplicationKernel_gmem2_m_axi MatrixMultiplicationKernel_control_s_axi entry_proc ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 ReadA TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 TransposeA ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 ReadB ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory ConvertWidthB FeedB_Pipeline_1 FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M FeedB ProcessingElement_1_Pipeline_1 ProcessingElement_1_Pipeline_2 ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_1_Pipeline_WriteC_Flattened ProcessingElement_1 ProcessingElement_2_Pipeline_1 ProcessingElement_2_Pipeline_2 ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_2_Pipeline_WriteC_Flattened ProcessingElement_2 ProcessingElement_3_Pipeline_1 ProcessingElement_3_Pipeline_2 ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_3_Pipeline_WriteC_Flattened ProcessingElement_3 ProcessingElement_4_Pipeline_1 ProcessingElement_4_Pipeline_2 ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_4_Pipeline_WriteC_Flattened ProcessingElement_4 ProcessingElement_5_Pipeline_1 ProcessingElement_5_Pipeline_2 ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_5_Pipeline_WriteC_Flattened ProcessingElement_5 ProcessingElement_6_Pipeline_1 ProcessingElement_6_Pipeline_2 ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_6_Pipeline_WriteC_Flattened ProcessingElement_6 ProcessingElement_7_Pipeline_1 ProcessingElement_7_Pipeline_2 ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_7_Pipeline_WriteC_Flattened ProcessingElement_7 ProcessingElement_8_Pipeline_1 ProcessingElement_8_Pipeline_2 ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_8_Pipeline_WriteC_Flattened ProcessingElement_8 ProcessingElement_9_Pipeline_1 ProcessingElement_9_Pipeline_2 ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_9_Pipeline_WriteC_Flattened ProcessingElement_9 ProcessingElement_10_Pipeline_1 ProcessingElement_10_Pipeline_2 ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_10_Pipeline_WriteC_Flattened ProcessingElement_10 ProcessingElement_11_Pipeline_1 ProcessingElement_11_Pipeline_2 ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_11_Pipeline_WriteC_Flattened ProcessingElement_11 ProcessingElement_12_Pipeline_1 ProcessingElement_12_Pipeline_2 ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_12_Pipeline_WriteC_Flattened ProcessingElement_12 ProcessingElement_13_Pipeline_1 ProcessingElement_13_Pipeline_2 ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_13_Pipeline_WriteC_Flattened ProcessingElement_13 ProcessingElement_14_Pipeline_1 ProcessingElement_14_Pipeline_2 ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_14_Pipeline_WriteC_Flattened ProcessingElement_14 ProcessingElement_15_Pipeline_1 ProcessingElement_15_Pipeline_2 ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_15_Pipeline_WriteC_Flattened ProcessingElement_15 ProcessingElement_16_Pipeline_1 ProcessingElement_16_Pipeline_2 ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_16_Pipeline_WriteC_Flattened ProcessingElement_16 ProcessingElement_17_Pipeline_1 ProcessingElement_17_Pipeline_2 ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_17_Pipeline_WriteC_Flattened ProcessingElement_17 ProcessingElement_18_Pipeline_1 ProcessingElement_18_Pipeline_2 ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_18_Pipeline_WriteC_Flattened ProcessingElement_18 ProcessingElement_19_Pipeline_1 ProcessingElement_19_Pipeline_2 ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_19_Pipeline_WriteC_Flattened ProcessingElement_19 ProcessingElement_20_Pipeline_1 ProcessingElement_20_Pipeline_2 ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_20_Pipeline_WriteC_Flattened ProcessingElement_20 ProcessingElement_21_Pipeline_1 ProcessingElement_21_Pipeline_2 ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_21_Pipeline_WriteC_Flattened ProcessingElement_21 ProcessingElement_22_Pipeline_1 ProcessingElement_22_Pipeline_2 ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_22_Pipeline_WriteC_Flattened ProcessingElement_22 ProcessingElement_23_Pipeline_1 ProcessingElement_23_Pipeline_2 ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_23_Pipeline_WriteC_Flattened ProcessingElement_23 ProcessingElement_24_Pipeline_1 ProcessingElement_24_Pipeline_2 ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_24_Pipeline_WriteC_Flattened ProcessingElement_24 ProcessingElement_25_Pipeline_1 ProcessingElement_25_Pipeline_2 ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_25_Pipeline_WriteC_Flattened ProcessingElement_25 ProcessingElement_26_Pipeline_1 ProcessingElement_26_Pipeline_2 ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_26_Pipeline_WriteC_Flattened ProcessingElement_26 ProcessingElement_27_Pipeline_1 ProcessingElement_27_Pipeline_2 ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_27_Pipeline_WriteC_Flattened ProcessingElement_27 ProcessingElement_28_Pipeline_1 ProcessingElement_28_Pipeline_2 ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_28_Pipeline_WriteC_Flattened ProcessingElement_28 ProcessingElement_29_Pipeline_1 ProcessingElement_29_Pipeline_2 ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_29_Pipeline_WriteC_Flattened ProcessingElement_29 ProcessingElement_30_Pipeline_1 ProcessingElement_30_Pipeline_2 ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_30_Pipeline_WriteC_Flattened ProcessingElement_30 ProcessingElement_31_Pipeline_1 ProcessingElement_31_Pipeline_2 ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_31_Pipeline_WriteC_Flattened ProcessingElement_31 ProcessingElement_Pipeline_1 ProcessingElement_Pipeline_2 ProcessingElement_Pipeline_InitializeABuffer_Inner ProcessingElement_Pipeline_Pipeline_N_Pipeline_M ProcessingElement_Pipeline_WriteC_Flattened ProcessingElement ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 ConvertWidthC WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 WriteC MatrixMultiplicationKernel
INFO-FLOW: Generating /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model MatrixMultiplicationKernel_mul_32s_28ns_32_1_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_mul_24ns_37ns_60_1_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_mul_24ns_60ns_83_1_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_mul_24ns_41ns_64_1_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_mul_24ns_64ns_87_1_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_mul_24ns_32ns_55_1_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_mul_55s_24ns_55_1_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_mul_33ns_30ns_63_1_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MatrixMultiplicationKernel_mul_24ns_38ns_61_1_1
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w64_d7_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d1024_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w512_d64_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w256_d4_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w512_d64_A
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model MatrixMultiplicationKernel_start_for_WriteC_U0
INFO-FLOW: To file: write model MatrixMultiplicationKernel_start_for_TransposeA_U0
INFO-FLOW: To file: write model MatrixMultiplicationKernel_start_for_ConvertWidthB_U0
INFO-FLOW: To file: write model MatrixMultiplicationKernel_start_for_FeedB_U0
INFO-FLOW: To file: write model MatrixMultiplicationKernel_start_for_ConvertWidthC_U0
INFO-FLOW: To file: write model MatrixMultiplicationKernel_start_for_ProcessingElement_U0
INFO-FLOW: To file: write model MatrixMultiplicationKernel_gmem0_m_axi
INFO-FLOW: To file: write model MatrixMultiplicationKernel_gmem1_m_axi
INFO-FLOW: To file: write model MatrixMultiplicationKernel_gmem2_m_axi
INFO-FLOW: To file: write model MatrixMultiplicationKernel_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2
INFO-FLOW: To file: write model ReadA
INFO-FLOW: To file: write model TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1
INFO-FLOW: To file: write model TransposeA
INFO-FLOW: To file: write model ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1
INFO-FLOW: To file: write model ReadB
INFO-FLOW: To file: write model ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory
INFO-FLOW: To file: write model ConvertWidthB
INFO-FLOW: To file: write model FeedB_Pipeline_1
INFO-FLOW: To file: write model FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M
INFO-FLOW: To file: write model FeedB
INFO-FLOW: To file: write model ProcessingElement_1_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_1_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_1_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_1
INFO-FLOW: To file: write model ProcessingElement_2_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_2_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_2_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_2
INFO-FLOW: To file: write model ProcessingElement_3_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_3_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_3_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_3
INFO-FLOW: To file: write model ProcessingElement_4_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_4_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_4_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_4
INFO-FLOW: To file: write model ProcessingElement_5_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_5_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_5_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_5
INFO-FLOW: To file: write model ProcessingElement_6_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_6_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_6_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_6
INFO-FLOW: To file: write model ProcessingElement_7_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_7_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_7_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_7
INFO-FLOW: To file: write model ProcessingElement_8_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_8_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_8_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_8
INFO-FLOW: To file: write model ProcessingElement_9_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_9_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_9_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_9
INFO-FLOW: To file: write model ProcessingElement_10_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_10_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_10_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_10
INFO-FLOW: To file: write model ProcessingElement_11_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_11_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_11_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_11
INFO-FLOW: To file: write model ProcessingElement_12_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_12_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_12_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_12
INFO-FLOW: To file: write model ProcessingElement_13_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_13_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_13_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_13
INFO-FLOW: To file: write model ProcessingElement_14_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_14_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_14_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_14
INFO-FLOW: To file: write model ProcessingElement_15_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_15_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_15_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_15
INFO-FLOW: To file: write model ProcessingElement_16_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_16_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_16_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_16
INFO-FLOW: To file: write model ProcessingElement_17_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_17_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_17_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_17
INFO-FLOW: To file: write model ProcessingElement_18_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_18_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_18_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_18
INFO-FLOW: To file: write model ProcessingElement_19_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_19_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_19_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_19
INFO-FLOW: To file: write model ProcessingElement_20_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_20_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_20_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_20
INFO-FLOW: To file: write model ProcessingElement_21_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_21_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_21_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_21
INFO-FLOW: To file: write model ProcessingElement_22_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_22_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_22_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_22
INFO-FLOW: To file: write model ProcessingElement_23_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_23_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_23_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_23
INFO-FLOW: To file: write model ProcessingElement_24_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_24_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_24_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_24
INFO-FLOW: To file: write model ProcessingElement_25_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_25_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_25_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_25
INFO-FLOW: To file: write model ProcessingElement_26_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_26_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_26_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_26
INFO-FLOW: To file: write model ProcessingElement_27_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_27_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_27_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_27
INFO-FLOW: To file: write model ProcessingElement_28_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_28_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_28_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_28
INFO-FLOW: To file: write model ProcessingElement_29_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_29_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_29_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_29
INFO-FLOW: To file: write model ProcessingElement_30_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_30_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_30_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_30
INFO-FLOW: To file: write model ProcessingElement_31_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_31_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
INFO-FLOW: To file: write model ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_31_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement_31
INFO-FLOW: To file: write model ProcessingElement_Pipeline_1
INFO-FLOW: To file: write model ProcessingElement_Pipeline_2
INFO-FLOW: To file: write model ProcessingElement_Pipeline_InitializeABuffer_Inner
INFO-FLOW: To file: write model ProcessingElement_Pipeline_Pipeline_N_Pipeline_M
INFO-FLOW: To file: write model ProcessingElement_Pipeline_WriteC_Flattened
INFO-FLOW: To file: write model ProcessingElement
INFO-FLOW: To file: write model ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1
INFO-FLOW: To file: write model ConvertWidthC
INFO-FLOW: To file: write model WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1
INFO-FLOW: To file: write model WriteC
INFO-FLOW: To file: write model MatrixMultiplicationKernel
INFO-FLOW: Generating /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/global.setting.tcl
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/global.setting.tcl 
Execute         source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/minghe/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/vhdl' dstVlogDir='/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/vlog' tclDir='/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db' modelList='MatrixMultiplicationKernel_mul_32s_28ns_32_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_24ns_37ns_60_1_1
MatrixMultiplicationKernel_mul_24ns_60ns_83_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_24ns_41ns_64_1_1
MatrixMultiplicationKernel_mul_24ns_64ns_87_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_24ns_32ns_55_1_1
MatrixMultiplicationKernel_mul_55s_24ns_55_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_33ns_30ns_63_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_24ns_38ns_61_1_1
MatrixMultiplicationKernel_fifo_w64_d7_S
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w512_d64_A
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w256_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w512_d64_A
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_start_for_WriteC_U0
MatrixMultiplicationKernel_start_for_TransposeA_U0
MatrixMultiplicationKernel_start_for_ConvertWidthB_U0
MatrixMultiplicationKernel_start_for_FeedB_U0
MatrixMultiplicationKernel_start_for_ConvertWidthC_U0
MatrixMultiplicationKernel_start_for_ProcessingElement_U0
MatrixMultiplicationKernel_gmem0_m_axi
MatrixMultiplicationKernel_gmem1_m_axi
MatrixMultiplicationKernel_gmem2_m_axi
MatrixMultiplicationKernel_control_s_axi
entry_proc
ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2
ReadA
TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1
TransposeA
ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1
ReadB
ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory
ConvertWidthB
FeedB_Pipeline_1
FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M
FeedB
ProcessingElement_1_Pipeline_1
ProcessingElement_1_Pipeline_2
ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_1_Pipeline_WriteC_Flattened
ProcessingElement_1
ProcessingElement_2_Pipeline_1
ProcessingElement_2_Pipeline_2
ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_2_Pipeline_WriteC_Flattened
ProcessingElement_2
ProcessingElement_3_Pipeline_1
ProcessingElement_3_Pipeline_2
ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_3_Pipeline_WriteC_Flattened
ProcessingElement_3
ProcessingElement_4_Pipeline_1
ProcessingElement_4_Pipeline_2
ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_4_Pipeline_WriteC_Flattened
ProcessingElement_4
ProcessingElement_5_Pipeline_1
ProcessingElement_5_Pipeline_2
ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_5_Pipeline_WriteC_Flattened
ProcessingElement_5
ProcessingElement_6_Pipeline_1
ProcessingElement_6_Pipeline_2
ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_6_Pipeline_WriteC_Flattened
ProcessingElement_6
ProcessingElement_7_Pipeline_1
ProcessingElement_7_Pipeline_2
ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_7_Pipeline_WriteC_Flattened
ProcessingElement_7
ProcessingElement_8_Pipeline_1
ProcessingElement_8_Pipeline_2
ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_8_Pipeline_WriteC_Flattened
ProcessingElement_8
ProcessingElement_9_Pipeline_1
ProcessingElement_9_Pipeline_2
ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_9_Pipeline_WriteC_Flattened
ProcessingElement_9
ProcessingElement_10_Pipeline_1
ProcessingElement_10_Pipeline_2
ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_10_Pipeline_WriteC_Flattened
ProcessingElement_10
ProcessingElement_11_Pipeline_1
ProcessingElement_11_Pipeline_2
ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_11_Pipeline_WriteC_Flattened
ProcessingElement_11
ProcessingElement_12_Pipeline_1
ProcessingElement_12_Pipeline_2
ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_12_Pipeline_WriteC_Flattened
ProcessingElement_12
ProcessingElement_13_Pipeline_1
ProcessingElement_13_Pipeline_2
ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_13_Pipeline_WriteC_Flattened
ProcessingElement_13
ProcessingElement_14_Pipeline_1
ProcessingElement_14_Pipeline_2
ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_14_Pipeline_WriteC_Flattened
ProcessingElement_14
ProcessingElement_15_Pipeline_1
ProcessingElement_15_Pipeline_2
ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_15_Pipeline_WriteC_Flattened
ProcessingElement_15
ProcessingElement_16_Pipeline_1
ProcessingElement_16_Pipeline_2
ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_16_Pipeline_WriteC_Flattened
ProcessingElement_16
ProcessingElement_17_Pipeline_1
ProcessingElement_17_Pipeline_2
ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_17_Pipeline_WriteC_Flattened
ProcessingElement_17
ProcessingElement_18_Pipeline_1
ProcessingElement_18_Pipeline_2
ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_18_Pipeline_WriteC_Flattened
ProcessingElement_18
ProcessingElement_19_Pipeline_1
ProcessingElement_19_Pipeline_2
ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_19_Pipeline_WriteC_Flattened
ProcessingElement_19
ProcessingElement_20_Pipeline_1
ProcessingElement_20_Pipeline_2
ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_20_Pipeline_WriteC_Flattened
ProcessingElement_20
ProcessingElement_21_Pipeline_1
ProcessingElement_21_Pipeline_2
ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_21_Pipeline_WriteC_Flattened
ProcessingElement_21
ProcessingElement_22_Pipeline_1
ProcessingElement_22_Pipeline_2
ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_22_Pipeline_WriteC_Flattened
ProcessingElement_22
ProcessingElement_23_Pipeline_1
ProcessingElement_23_Pipeline_2
ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_23_Pipeline_WriteC_Flattened
ProcessingElement_23
ProcessingElement_24_Pipeline_1
ProcessingElement_24_Pipeline_2
ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_24_Pipeline_WriteC_Flattened
ProcessingElement_24
ProcessingElement_25_Pipeline_1
ProcessingElement_25_Pipeline_2
ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_25_Pipeline_WriteC_Flattened
ProcessingElement_25
ProcessingElement_26_Pipeline_1
ProcessingElement_26_Pipeline_2
ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_26_Pipeline_WriteC_Flattened
ProcessingElement_26
ProcessingElement_27_Pipeline_1
ProcessingElement_27_Pipeline_2
ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_27_Pipeline_WriteC_Flattened
ProcessingElement_27
ProcessingElement_28_Pipeline_1
ProcessingElement_28_Pipeline_2
ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_28_Pipeline_WriteC_Flattened
ProcessingElement_28
ProcessingElement_29_Pipeline_1
ProcessingElement_29_Pipeline_2
ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_29_Pipeline_WriteC_Flattened
ProcessingElement_29
ProcessingElement_30_Pipeline_1
ProcessingElement_30_Pipeline_2
ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_30_Pipeline_WriteC_Flattened
ProcessingElement_30
ProcessingElement_31_Pipeline_1
ProcessingElement_31_Pipeline_2
ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_31_Pipeline_WriteC_Flattened
ProcessingElement_31
ProcessingElement_Pipeline_1
ProcessingElement_Pipeline_2
ProcessingElement_Pipeline_InitializeABuffer_Inner
ProcessingElement_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_Pipeline_WriteC_Flattened
ProcessingElement
ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1
ConvertWidthC
WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1
WriteC
MatrixMultiplicationKernel
' expOnly='0'
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/global.setting.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/global.setting.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.compgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.85 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.07 seconds; current allocated memory: 3.005 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='MatrixMultiplicationKernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='MatrixMultiplicationKernel_mul_32s_28ns_32_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_24ns_37ns_60_1_1
MatrixMultiplicationKernel_mul_24ns_60ns_83_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_24ns_41ns_64_1_1
MatrixMultiplicationKernel_mul_24ns_64ns_87_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_24ns_32ns_55_1_1
MatrixMultiplicationKernel_mul_55s_24ns_55_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_FeedB_buffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_2_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_2_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_3_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_3_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_4_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_4_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_5_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_5_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_6_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_6_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_7_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_7_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_8_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_8_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_9_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_9_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_10_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_10_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_11_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_11_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_12_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_12_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_13_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_13_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_14_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_14_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_15_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_15_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_16_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_16_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_17_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_17_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_18_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_18_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_19_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_19_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_20_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_20_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_21_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_21_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_22_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_22_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_23_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_23_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_24_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_24_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_25_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_25_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_26_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_26_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_27_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_27_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_28_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_28_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_29_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_29_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_30_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_30_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_31_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_31_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_ProcessingElement_aBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_ProcessingElement_cBuffer_RAM_AUTO_1R1W
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_33ns_30ns_63_1_1
MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
MatrixMultiplicationKernel_mul_24ns_38ns_61_1_1
MatrixMultiplicationKernel_fifo_w64_d7_S
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d1024_A
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w512_d64_A
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w256_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w256_d4_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w512_d64_A
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_fifo_w32_d2_S
MatrixMultiplicationKernel_start_for_WriteC_U0
MatrixMultiplicationKernel_start_for_TransposeA_U0
MatrixMultiplicationKernel_start_for_ConvertWidthB_U0
MatrixMultiplicationKernel_start_for_FeedB_U0
MatrixMultiplicationKernel_start_for_ConvertWidthC_U0
MatrixMultiplicationKernel_start_for_ProcessingElement_U0
MatrixMultiplicationKernel_gmem0_m_axi
MatrixMultiplicationKernel_gmem1_m_axi
MatrixMultiplicationKernel_gmem2_m_axi
MatrixMultiplicationKernel_control_s_axi
entry_proc
ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2
ReadA
TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1
TransposeA
ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1
ReadB
ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory
ConvertWidthB
FeedB_Pipeline_1
FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M
FeedB
ProcessingElement_1_Pipeline_1
ProcessingElement_1_Pipeline_2
ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_1_Pipeline_WriteC_Flattened
ProcessingElement_1
ProcessingElement_2_Pipeline_1
ProcessingElement_2_Pipeline_2
ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_2_Pipeline_WriteC_Flattened
ProcessingElement_2
ProcessingElement_3_Pipeline_1
ProcessingElement_3_Pipeline_2
ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_3_Pipeline_WriteC_Flattened
ProcessingElement_3
ProcessingElement_4_Pipeline_1
ProcessingElement_4_Pipeline_2
ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_4_Pipeline_WriteC_Flattened
ProcessingElement_4
ProcessingElement_5_Pipeline_1
ProcessingElement_5_Pipeline_2
ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_5_Pipeline_WriteC_Flattened
ProcessingElement_5
ProcessingElement_6_Pipeline_1
ProcessingElement_6_Pipeline_2
ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_6_Pipeline_WriteC_Flattened
ProcessingElement_6
ProcessingElement_7_Pipeline_1
ProcessingElement_7_Pipeline_2
ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_7_Pipeline_WriteC_Flattened
ProcessingElement_7
ProcessingElement_8_Pipeline_1
ProcessingElement_8_Pipeline_2
ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_8_Pipeline_WriteC_Flattened
ProcessingElement_8
ProcessingElement_9_Pipeline_1
ProcessingElement_9_Pipeline_2
ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_9_Pipeline_WriteC_Flattened
ProcessingElement_9
ProcessingElement_10_Pipeline_1
ProcessingElement_10_Pipeline_2
ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_10_Pipeline_WriteC_Flattened
ProcessingElement_10
ProcessingElement_11_Pipeline_1
ProcessingElement_11_Pipeline_2
ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_11_Pipeline_WriteC_Flattened
ProcessingElement_11
ProcessingElement_12_Pipeline_1
ProcessingElement_12_Pipeline_2
ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_12_Pipeline_WriteC_Flattened
ProcessingElement_12
ProcessingElement_13_Pipeline_1
ProcessingElement_13_Pipeline_2
ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_13_Pipeline_WriteC_Flattened
ProcessingElement_13
ProcessingElement_14_Pipeline_1
ProcessingElement_14_Pipeline_2
ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_14_Pipeline_WriteC_Flattened
ProcessingElement_14
ProcessingElement_15_Pipeline_1
ProcessingElement_15_Pipeline_2
ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_15_Pipeline_WriteC_Flattened
ProcessingElement_15
ProcessingElement_16_Pipeline_1
ProcessingElement_16_Pipeline_2
ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_16_Pipeline_WriteC_Flattened
ProcessingElement_16
ProcessingElement_17_Pipeline_1
ProcessingElement_17_Pipeline_2
ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_17_Pipeline_WriteC_Flattened
ProcessingElement_17
ProcessingElement_18_Pipeline_1
ProcessingElement_18_Pipeline_2
ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_18_Pipeline_WriteC_Flattened
ProcessingElement_18
ProcessingElement_19_Pipeline_1
ProcessingElement_19_Pipeline_2
ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_19_Pipeline_WriteC_Flattened
ProcessingElement_19
ProcessingElement_20_Pipeline_1
ProcessingElement_20_Pipeline_2
ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_20_Pipeline_WriteC_Flattened
ProcessingElement_20
ProcessingElement_21_Pipeline_1
ProcessingElement_21_Pipeline_2
ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_21_Pipeline_WriteC_Flattened
ProcessingElement_21
ProcessingElement_22_Pipeline_1
ProcessingElement_22_Pipeline_2
ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_22_Pipeline_WriteC_Flattened
ProcessingElement_22
ProcessingElement_23_Pipeline_1
ProcessingElement_23_Pipeline_2
ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_23_Pipeline_WriteC_Flattened
ProcessingElement_23
ProcessingElement_24_Pipeline_1
ProcessingElement_24_Pipeline_2
ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_24_Pipeline_WriteC_Flattened
ProcessingElement_24
ProcessingElement_25_Pipeline_1
ProcessingElement_25_Pipeline_2
ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_25_Pipeline_WriteC_Flattened
ProcessingElement_25
ProcessingElement_26_Pipeline_1
ProcessingElement_26_Pipeline_2
ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_26_Pipeline_WriteC_Flattened
ProcessingElement_26
ProcessingElement_27_Pipeline_1
ProcessingElement_27_Pipeline_2
ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_27_Pipeline_WriteC_Flattened
ProcessingElement_27
ProcessingElement_28_Pipeline_1
ProcessingElement_28_Pipeline_2
ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_28_Pipeline_WriteC_Flattened
ProcessingElement_28
ProcessingElement_29_Pipeline_1
ProcessingElement_29_Pipeline_2
ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_29_Pipeline_WriteC_Flattened
ProcessingElement_29
ProcessingElement_30_Pipeline_1
ProcessingElement_30_Pipeline_2
ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_30_Pipeline_WriteC_Flattened
ProcessingElement_30
ProcessingElement_31_Pipeline_1
ProcessingElement_31_Pipeline_2
ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer
ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_31_Pipeline_WriteC_Flattened
ProcessingElement_31
ProcessingElement_Pipeline_1
ProcessingElement_Pipeline_2
ProcessingElement_Pipeline_InitializeABuffer_Inner
ProcessingElement_Pipeline_Pipeline_N_Pipeline_M
ProcessingElement_Pipeline_WriteC_Flattened
ProcessingElement
ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1
ConvertWidthC
WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1
WriteC
MatrixMultiplicationKernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/global.setting.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/global.setting.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/top-io-be.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.compgen.dataonly.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.compgen.dataonly.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.rtl_wrap.cfg.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.compgen.dataonly.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadA.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/TransposeA.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ReadB.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthB.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/FeedB.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_3.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_4.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_5.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_6.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_7.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_8.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_9.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_10.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_11.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_12.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_13.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_14.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_15.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_16.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_17.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_18.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_19.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_20.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_21.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_22.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_23.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_24.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_25.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_26.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_27.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_28.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_29.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_30.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_31.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_2.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_InitializeABuffer_Inner.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_Pipeline_N_Pipeline_M.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement_Pipeline_WriteC_Flattened.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ProcessingElement.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/ConvertWidthC.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/WriteC.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.tbgen.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/MatrixMultiplicationKernel.constraint.tcl 
Execute         sc_get_clocks MatrixMultiplicationKernel 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/.autopilot/db/global.setting.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/impl/misc/MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl 
Execute         source /home/minghe/gemm_hls/build/MatrixMultiplication/xcu250-figd2104-2L-e/impl/misc/MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST MatrixMultiplicationKernel MODULE2INSTS {MatrixMultiplicationKernel MatrixMultiplicationKernel entry_proc entry_proc_U0 ReadA ReadA_U0 ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 grp_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2_fu_152 ReadB ReadB_U0 ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122 TransposeA TransposeA_U0 TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96 ConvertWidthB ConvertWidthB_U0 ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98 FeedB FeedB_U0 FeedB_Pipeline_1 grp_FeedB_Pipeline_1_fu_118 FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123 ProcessingElement_1 ProcessingElement_1_U0 ProcessingElement_1_Pipeline_1 grp_ProcessingElement_1_Pipeline_1_fu_168 ProcessingElement_1_Pipeline_2 grp_ProcessingElement_1_Pipeline_2_fu_174 ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180 ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189 ProcessingElement_1_Pipeline_WriteC_Flattened grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211 ProcessingElement_2 ProcessingElement_2_U0 ProcessingElement_2_Pipeline_1 grp_ProcessingElement_2_Pipeline_1_fu_136 ProcessingElement_2_Pipeline_2 grp_ProcessingElement_2_Pipeline_2_fu_142 ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_2_Pipeline_WriteC_Flattened grp_ProcessingElement_2_Pipeline_WriteC_Flattened_fu_179 ConvertWidthC ConvertWidthC_U0 ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84 ProcessingElement_3 ProcessingElement_3_U0 ProcessingElement_3_Pipeline_1 grp_ProcessingElement_3_Pipeline_1_fu_136 ProcessingElement_3_Pipeline_2 grp_ProcessingElement_3_Pipeline_2_fu_142 ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_3_Pipeline_WriteC_Flattened grp_ProcessingElement_3_Pipeline_WriteC_Flattened_fu_179 WriteC WriteC_U0 WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 grp_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_fu_82 ProcessingElement_4 ProcessingElement_4_U0 ProcessingElement_4_Pipeline_1 grp_ProcessingElement_4_Pipeline_1_fu_136 ProcessingElement_4_Pipeline_2 grp_ProcessingElement_4_Pipeline_2_fu_142 ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_4_Pipeline_WriteC_Flattened grp_ProcessingElement_4_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_5 ProcessingElement_5_U0 ProcessingElement_5_Pipeline_1 grp_ProcessingElement_5_Pipeline_1_fu_136 ProcessingElement_5_Pipeline_2 grp_ProcessingElement_5_Pipeline_2_fu_142 ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_5_Pipeline_WriteC_Flattened grp_ProcessingElement_5_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_6 ProcessingElement_6_U0 ProcessingElement_6_Pipeline_1 grp_ProcessingElement_6_Pipeline_1_fu_136 ProcessingElement_6_Pipeline_2 grp_ProcessingElement_6_Pipeline_2_fu_142 ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_6_Pipeline_WriteC_Flattened grp_ProcessingElement_6_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_7 ProcessingElement_7_U0 ProcessingElement_7_Pipeline_1 grp_ProcessingElement_7_Pipeline_1_fu_136 ProcessingElement_7_Pipeline_2 grp_ProcessingElement_7_Pipeline_2_fu_142 ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_7_Pipeline_WriteC_Flattened grp_ProcessingElement_7_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_8 ProcessingElement_8_U0 ProcessingElement_8_Pipeline_1 grp_ProcessingElement_8_Pipeline_1_fu_136 ProcessingElement_8_Pipeline_2 grp_ProcessingElement_8_Pipeline_2_fu_142 ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_8_Pipeline_WriteC_Flattened grp_ProcessingElement_8_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_9 ProcessingElement_9_U0 ProcessingElement_9_Pipeline_1 grp_ProcessingElement_9_Pipeline_1_fu_136 ProcessingElement_9_Pipeline_2 grp_ProcessingElement_9_Pipeline_2_fu_142 ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_9_Pipeline_WriteC_Flattened grp_ProcessingElement_9_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_10 ProcessingElement_10_U0 ProcessingElement_10_Pipeline_1 grp_ProcessingElement_10_Pipeline_1_fu_136 ProcessingElement_10_Pipeline_2 grp_ProcessingElement_10_Pipeline_2_fu_142 ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_10_Pipeline_WriteC_Flattened grp_ProcessingElement_10_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_11 ProcessingElement_11_U0 ProcessingElement_11_Pipeline_1 grp_ProcessingElement_11_Pipeline_1_fu_136 ProcessingElement_11_Pipeline_2 grp_ProcessingElement_11_Pipeline_2_fu_142 ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_11_Pipeline_WriteC_Flattened grp_ProcessingElement_11_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_12 ProcessingElement_12_U0 ProcessingElement_12_Pipeline_1 grp_ProcessingElement_12_Pipeline_1_fu_136 ProcessingElement_12_Pipeline_2 grp_ProcessingElement_12_Pipeline_2_fu_142 ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_12_Pipeline_WriteC_Flattened grp_ProcessingElement_12_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_13 ProcessingElement_13_U0 ProcessingElement_13_Pipeline_1 grp_ProcessingElement_13_Pipeline_1_fu_136 ProcessingElement_13_Pipeline_2 grp_ProcessingElement_13_Pipeline_2_fu_142 ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_13_Pipeline_WriteC_Flattened grp_ProcessingElement_13_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_14 ProcessingElement_14_U0 ProcessingElement_14_Pipeline_1 grp_ProcessingElement_14_Pipeline_1_fu_136 ProcessingElement_14_Pipeline_2 grp_ProcessingElement_14_Pipeline_2_fu_142 ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_14_Pipeline_WriteC_Flattened grp_ProcessingElement_14_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_15 ProcessingElement_15_U0 ProcessingElement_15_Pipeline_1 grp_ProcessingElement_15_Pipeline_1_fu_136 ProcessingElement_15_Pipeline_2 grp_ProcessingElement_15_Pipeline_2_fu_142 ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_15_Pipeline_WriteC_Flattened grp_ProcessingElement_15_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_16 ProcessingElement_16_U0 ProcessingElement_16_Pipeline_1 grp_ProcessingElement_16_Pipeline_1_fu_136 ProcessingElement_16_Pipeline_2 grp_ProcessingElement_16_Pipeline_2_fu_142 ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_16_Pipeline_WriteC_Flattened grp_ProcessingElement_16_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_17 ProcessingElement_17_U0 ProcessingElement_17_Pipeline_1 grp_ProcessingElement_17_Pipeline_1_fu_136 ProcessingElement_17_Pipeline_2 grp_ProcessingElement_17_Pipeline_2_fu_142 ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_17_Pipeline_WriteC_Flattened grp_ProcessingElement_17_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_18 ProcessingElement_18_U0 ProcessingElement_18_Pipeline_1 grp_ProcessingElement_18_Pipeline_1_fu_136 ProcessingElement_18_Pipeline_2 grp_ProcessingElement_18_Pipeline_2_fu_142 ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_18_Pipeline_WriteC_Flattened grp_ProcessingElement_18_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_19 ProcessingElement_19_U0 ProcessingElement_19_Pipeline_1 grp_ProcessingElement_19_Pipeline_1_fu_136 ProcessingElement_19_Pipeline_2 grp_ProcessingElement_19_Pipeline_2_fu_142 ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_19_Pipeline_WriteC_Flattened grp_ProcessingElement_19_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_20 ProcessingElement_20_U0 ProcessingElement_20_Pipeline_1 grp_ProcessingElement_20_Pipeline_1_fu_136 ProcessingElement_20_Pipeline_2 grp_ProcessingElement_20_Pipeline_2_fu_142 ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_20_Pipeline_WriteC_Flattened grp_ProcessingElement_20_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_21 ProcessingElement_21_U0 ProcessingElement_21_Pipeline_1 grp_ProcessingElement_21_Pipeline_1_fu_136 ProcessingElement_21_Pipeline_2 grp_ProcessingElement_21_Pipeline_2_fu_142 ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_21_Pipeline_WriteC_Flattened grp_ProcessingElement_21_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_22 ProcessingElement_22_U0 ProcessingElement_22_Pipeline_1 grp_ProcessingElement_22_Pipeline_1_fu_136 ProcessingElement_22_Pipeline_2 grp_ProcessingElement_22_Pipeline_2_fu_142 ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_22_Pipeline_WriteC_Flattened grp_ProcessingElement_22_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_23 ProcessingElement_23_U0 ProcessingElement_23_Pipeline_1 grp_ProcessingElement_23_Pipeline_1_fu_136 ProcessingElement_23_Pipeline_2 grp_ProcessingElement_23_Pipeline_2_fu_142 ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_23_Pipeline_WriteC_Flattened grp_ProcessingElement_23_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_24 ProcessingElement_24_U0 ProcessingElement_24_Pipeline_1 grp_ProcessingElement_24_Pipeline_1_fu_136 ProcessingElement_24_Pipeline_2 grp_ProcessingElement_24_Pipeline_2_fu_142 ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_24_Pipeline_WriteC_Flattened grp_ProcessingElement_24_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_25 ProcessingElement_25_U0 ProcessingElement_25_Pipeline_1 grp_ProcessingElement_25_Pipeline_1_fu_136 ProcessingElement_25_Pipeline_2 grp_ProcessingElement_25_Pipeline_2_fu_142 ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_25_Pipeline_WriteC_Flattened grp_ProcessingElement_25_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_26 ProcessingElement_26_U0 ProcessingElement_26_Pipeline_1 grp_ProcessingElement_26_Pipeline_1_fu_136 ProcessingElement_26_Pipeline_2 grp_ProcessingElement_26_Pipeline_2_fu_142 ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_26_Pipeline_WriteC_Flattened grp_ProcessingElement_26_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_27 ProcessingElement_27_U0 ProcessingElement_27_Pipeline_1 grp_ProcessingElement_27_Pipeline_1_fu_136 ProcessingElement_27_Pipeline_2 grp_ProcessingElement_27_Pipeline_2_fu_142 ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_27_Pipeline_WriteC_Flattened grp_ProcessingElement_27_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_28 ProcessingElement_28_U0 ProcessingElement_28_Pipeline_1 grp_ProcessingElement_28_Pipeline_1_fu_136 ProcessingElement_28_Pipeline_2 grp_ProcessingElement_28_Pipeline_2_fu_142 ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_28_Pipeline_WriteC_Flattened grp_ProcessingElement_28_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_29 ProcessingElement_29_U0 ProcessingElement_29_Pipeline_1 grp_ProcessingElement_29_Pipeline_1_fu_136 ProcessingElement_29_Pipeline_2 grp_ProcessingElement_29_Pipeline_2_fu_142 ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_29_Pipeline_WriteC_Flattened grp_ProcessingElement_29_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_30 ProcessingElement_30_U0 ProcessingElement_30_Pipeline_1 grp_ProcessingElement_30_Pipeline_1_fu_136 ProcessingElement_30_Pipeline_2 grp_ProcessingElement_30_Pipeline_2_fu_142 ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_30_Pipeline_WriteC_Flattened grp_ProcessingElement_30_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_31 ProcessingElement_31_U0 ProcessingElement_31_Pipeline_1 grp_ProcessingElement_31_Pipeline_1_fu_178 ProcessingElement_31_Pipeline_2 grp_ProcessingElement_31_Pipeline_2_fu_184 ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190 ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199 ProcessingElement_31_Pipeline_WriteC_Flattened grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221 ProcessingElement ProcessingElement_U0 ProcessingElement_Pipeline_1 grp_ProcessingElement_Pipeline_1_fu_140 ProcessingElement_Pipeline_2 grp_ProcessingElement_Pipeline_2_fu_146 ProcessingElement_Pipeline_InitializeABuffer_Inner grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152 ProcessingElement_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159 ProcessingElement_Pipeline_WriteC_Flattened grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177} INST2MODULE {MatrixMultiplicationKernel MatrixMultiplicationKernel entry_proc_U0 entry_proc ReadA_U0 ReadA grp_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2_fu_152 ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 ReadB_U0 ReadB grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122 ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 TransposeA_U0 TransposeA grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96 TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 ConvertWidthB_U0 ConvertWidthB grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98 ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory FeedB_U0 FeedB grp_FeedB_Pipeline_1_fu_118 FeedB_Pipeline_1 grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123 FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M ProcessingElement_1_U0 ProcessingElement_1 grp_ProcessingElement_1_Pipeline_1_fu_168 ProcessingElement_1_Pipeline_1 grp_ProcessingElement_1_Pipeline_2_fu_174 ProcessingElement_1_Pipeline_2 grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180 ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189 ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211 ProcessingElement_1_Pipeline_WriteC_Flattened ProcessingElement_2_U0 ProcessingElement_2 grp_ProcessingElement_2_Pipeline_1_fu_136 ProcessingElement_2_Pipeline_1 grp_ProcessingElement_2_Pipeline_2_fu_142 ProcessingElement_2_Pipeline_2 grp_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_2_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_2_Pipeline_WriteC_Flattened ConvertWidthC_U0 ConvertWidthC grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84 ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 ProcessingElement_3_U0 ProcessingElement_3 grp_ProcessingElement_3_Pipeline_1_fu_136 ProcessingElement_3_Pipeline_1 grp_ProcessingElement_3_Pipeline_2_fu_142 ProcessingElement_3_Pipeline_2 grp_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_3_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_3_Pipeline_WriteC_Flattened WriteC_U0 WriteC grp_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_fu_82 WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 ProcessingElement_4_U0 ProcessingElement_4 grp_ProcessingElement_4_Pipeline_1_fu_136 ProcessingElement_4_Pipeline_1 grp_ProcessingElement_4_Pipeline_2_fu_142 ProcessingElement_4_Pipeline_2 grp_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_4_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_4_Pipeline_WriteC_Flattened ProcessingElement_5_U0 ProcessingElement_5 grp_ProcessingElement_5_Pipeline_1_fu_136 ProcessingElement_5_Pipeline_1 grp_ProcessingElement_5_Pipeline_2_fu_142 ProcessingElement_5_Pipeline_2 grp_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_5_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_5_Pipeline_WriteC_Flattened ProcessingElement_6_U0 ProcessingElement_6 grp_ProcessingElement_6_Pipeline_1_fu_136 ProcessingElement_6_Pipeline_1 grp_ProcessingElement_6_Pipeline_2_fu_142 ProcessingElement_6_Pipeline_2 grp_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_6_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_6_Pipeline_WriteC_Flattened ProcessingElement_7_U0 ProcessingElement_7 grp_ProcessingElement_7_Pipeline_1_fu_136 ProcessingElement_7_Pipeline_1 grp_ProcessingElement_7_Pipeline_2_fu_142 ProcessingElement_7_Pipeline_2 grp_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_7_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_7_Pipeline_WriteC_Flattened ProcessingElement_8_U0 ProcessingElement_8 grp_ProcessingElement_8_Pipeline_1_fu_136 ProcessingElement_8_Pipeline_1 grp_ProcessingElement_8_Pipeline_2_fu_142 ProcessingElement_8_Pipeline_2 grp_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_8_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_8_Pipeline_WriteC_Flattened ProcessingElement_9_U0 ProcessingElement_9 grp_ProcessingElement_9_Pipeline_1_fu_136 ProcessingElement_9_Pipeline_1 grp_ProcessingElement_9_Pipeline_2_fu_142 ProcessingElement_9_Pipeline_2 grp_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_9_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_9_Pipeline_WriteC_Flattened ProcessingElement_10_U0 ProcessingElement_10 grp_ProcessingElement_10_Pipeline_1_fu_136 ProcessingElement_10_Pipeline_1 grp_ProcessingElement_10_Pipeline_2_fu_142 ProcessingElement_10_Pipeline_2 grp_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_10_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_10_Pipeline_WriteC_Flattened ProcessingElement_11_U0 ProcessingElement_11 grp_ProcessingElement_11_Pipeline_1_fu_136 ProcessingElement_11_Pipeline_1 grp_ProcessingElement_11_Pipeline_2_fu_142 ProcessingElement_11_Pipeline_2 grp_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_11_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_11_Pipeline_WriteC_Flattened ProcessingElement_12_U0 ProcessingElement_12 grp_ProcessingElement_12_Pipeline_1_fu_136 ProcessingElement_12_Pipeline_1 grp_ProcessingElement_12_Pipeline_2_fu_142 ProcessingElement_12_Pipeline_2 grp_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_12_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_12_Pipeline_WriteC_Flattened ProcessingElement_13_U0 ProcessingElement_13 grp_ProcessingElement_13_Pipeline_1_fu_136 ProcessingElement_13_Pipeline_1 grp_ProcessingElement_13_Pipeline_2_fu_142 ProcessingElement_13_Pipeline_2 grp_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_13_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_13_Pipeline_WriteC_Flattened ProcessingElement_14_U0 ProcessingElement_14 grp_ProcessingElement_14_Pipeline_1_fu_136 ProcessingElement_14_Pipeline_1 grp_ProcessingElement_14_Pipeline_2_fu_142 ProcessingElement_14_Pipeline_2 grp_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_14_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_14_Pipeline_WriteC_Flattened ProcessingElement_15_U0 ProcessingElement_15 grp_ProcessingElement_15_Pipeline_1_fu_136 ProcessingElement_15_Pipeline_1 grp_ProcessingElement_15_Pipeline_2_fu_142 ProcessingElement_15_Pipeline_2 grp_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_15_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_15_Pipeline_WriteC_Flattened ProcessingElement_16_U0 ProcessingElement_16 grp_ProcessingElement_16_Pipeline_1_fu_136 ProcessingElement_16_Pipeline_1 grp_ProcessingElement_16_Pipeline_2_fu_142 ProcessingElement_16_Pipeline_2 grp_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_16_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_16_Pipeline_WriteC_Flattened ProcessingElement_17_U0 ProcessingElement_17 grp_ProcessingElement_17_Pipeline_1_fu_136 ProcessingElement_17_Pipeline_1 grp_ProcessingElement_17_Pipeline_2_fu_142 ProcessingElement_17_Pipeline_2 grp_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_17_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_17_Pipeline_WriteC_Flattened ProcessingElement_18_U0 ProcessingElement_18 grp_ProcessingElement_18_Pipeline_1_fu_136 ProcessingElement_18_Pipeline_1 grp_ProcessingElement_18_Pipeline_2_fu_142 ProcessingElement_18_Pipeline_2 grp_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_18_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_18_Pipeline_WriteC_Flattened ProcessingElement_19_U0 ProcessingElement_19 grp_ProcessingElement_19_Pipeline_1_fu_136 ProcessingElement_19_Pipeline_1 grp_ProcessingElement_19_Pipeline_2_fu_142 ProcessingElement_19_Pipeline_2 grp_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_19_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_19_Pipeline_WriteC_Flattened ProcessingElement_20_U0 ProcessingElement_20 grp_ProcessingElement_20_Pipeline_1_fu_136 ProcessingElement_20_Pipeline_1 grp_ProcessingElement_20_Pipeline_2_fu_142 ProcessingElement_20_Pipeline_2 grp_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_20_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_20_Pipeline_WriteC_Flattened ProcessingElement_21_U0 ProcessingElement_21 grp_ProcessingElement_21_Pipeline_1_fu_136 ProcessingElement_21_Pipeline_1 grp_ProcessingElement_21_Pipeline_2_fu_142 ProcessingElement_21_Pipeline_2 grp_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_21_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_21_Pipeline_WriteC_Flattened ProcessingElement_22_U0 ProcessingElement_22 grp_ProcessingElement_22_Pipeline_1_fu_136 ProcessingElement_22_Pipeline_1 grp_ProcessingElement_22_Pipeline_2_fu_142 ProcessingElement_22_Pipeline_2 grp_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_22_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_22_Pipeline_WriteC_Flattened ProcessingElement_23_U0 ProcessingElement_23 grp_ProcessingElement_23_Pipeline_1_fu_136 ProcessingElement_23_Pipeline_1 grp_ProcessingElement_23_Pipeline_2_fu_142 ProcessingElement_23_Pipeline_2 grp_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_23_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_23_Pipeline_WriteC_Flattened ProcessingElement_24_U0 ProcessingElement_24 grp_ProcessingElement_24_Pipeline_1_fu_136 ProcessingElement_24_Pipeline_1 grp_ProcessingElement_24_Pipeline_2_fu_142 ProcessingElement_24_Pipeline_2 grp_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_24_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_24_Pipeline_WriteC_Flattened ProcessingElement_25_U0 ProcessingElement_25 grp_ProcessingElement_25_Pipeline_1_fu_136 ProcessingElement_25_Pipeline_1 grp_ProcessingElement_25_Pipeline_2_fu_142 ProcessingElement_25_Pipeline_2 grp_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_25_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_25_Pipeline_WriteC_Flattened ProcessingElement_26_U0 ProcessingElement_26 grp_ProcessingElement_26_Pipeline_1_fu_136 ProcessingElement_26_Pipeline_1 grp_ProcessingElement_26_Pipeline_2_fu_142 ProcessingElement_26_Pipeline_2 grp_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_26_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_26_Pipeline_WriteC_Flattened ProcessingElement_27_U0 ProcessingElement_27 grp_ProcessingElement_27_Pipeline_1_fu_136 ProcessingElement_27_Pipeline_1 grp_ProcessingElement_27_Pipeline_2_fu_142 ProcessingElement_27_Pipeline_2 grp_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_27_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_27_Pipeline_WriteC_Flattened ProcessingElement_28_U0 ProcessingElement_28 grp_ProcessingElement_28_Pipeline_1_fu_136 ProcessingElement_28_Pipeline_1 grp_ProcessingElement_28_Pipeline_2_fu_142 ProcessingElement_28_Pipeline_2 grp_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_28_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_28_Pipeline_WriteC_Flattened ProcessingElement_29_U0 ProcessingElement_29 grp_ProcessingElement_29_Pipeline_1_fu_136 ProcessingElement_29_Pipeline_1 grp_ProcessingElement_29_Pipeline_2_fu_142 ProcessingElement_29_Pipeline_2 grp_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_29_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_29_Pipeline_WriteC_Flattened ProcessingElement_30_U0 ProcessingElement_30 grp_ProcessingElement_30_Pipeline_1_fu_136 ProcessingElement_30_Pipeline_1 grp_ProcessingElement_30_Pipeline_2_fu_142 ProcessingElement_30_Pipeline_2 grp_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M_fu_157 ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_30_Pipeline_WriteC_Flattened_fu_179 ProcessingElement_30_Pipeline_WriteC_Flattened ProcessingElement_31_U0 ProcessingElement_31 grp_ProcessingElement_31_Pipeline_1_fu_178 ProcessingElement_31_Pipeline_1 grp_ProcessingElement_31_Pipeline_2_fu_184 ProcessingElement_31_Pipeline_2 grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190 ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199 ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221 ProcessingElement_31_Pipeline_WriteC_Flattened ProcessingElement_U0 ProcessingElement grp_ProcessingElement_Pipeline_1_fu_140 ProcessingElement_Pipeline_1 grp_ProcessingElement_Pipeline_2_fu_146 ProcessingElement_Pipeline_2 grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152 ProcessingElement_Pipeline_InitializeABuffer_Inner grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159 ProcessingElement_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177 ProcessingElement_Pipeline_WriteC_Flattened} INSTDATA {MatrixMultiplicationKernel {DEPTH 1 CHILDREN {entry_proc_U0 ReadA_U0 ReadB_U0 TransposeA_U0 ConvertWidthB_U0 FeedB_U0 ProcessingElement_1_U0 ProcessingElement_2_U0 ConvertWidthC_U0 ProcessingElement_3_U0 WriteC_U0 ProcessingElement_4_U0 ProcessingElement_5_U0 ProcessingElement_6_U0 ProcessingElement_7_U0 ProcessingElement_8_U0 ProcessingElement_9_U0 ProcessingElement_10_U0 ProcessingElement_11_U0 ProcessingElement_12_U0 ProcessingElement_13_U0 ProcessingElement_14_U0 ProcessingElement_15_U0 ProcessingElement_16_U0 ProcessingElement_17_U0 ProcessingElement_18_U0 ProcessingElement_19_U0 ProcessingElement_20_U0 ProcessingElement_21_U0 ProcessingElement_22_U0 ProcessingElement_23_U0 ProcessingElement_24_U0 ProcessingElement_25_U0 ProcessingElement_26_U0 ProcessingElement_27_U0 ProcessingElement_28_U0 ProcessingElement_29_U0 ProcessingElement_30_U0 ProcessingElement_31_U0 ProcessingElement_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} ReadA_U0 {DEPTH 2 CHILDREN grp_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2_fu_152} grp_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2_fu_152 {DEPTH 3 CHILDREN {}} ReadB_U0 {DEPTH 2 CHILDREN grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122} grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122 {DEPTH 3 CHILDREN {}} TransposeA_U0 {DEPTH 2 CHILDREN grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96} grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96 {DEPTH 3 CHILDREN {}} ConvertWidthB_U0 {DEPTH 2 CHILDREN grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98} grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98 {DEPTH 3 CHILDREN {}} FeedB_U0 {DEPTH 2 CHILDREN {grp_FeedB_Pipeline_1_fu_118 grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123}} grp_FeedB_Pipeline_1_fu_118 {DEPTH 3 CHILDREN {}} grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123 {DEPTH 3 CHILDREN {}} ProcessingElement_1_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_1_Pipeline_1_fu_168 grp_ProcessingElement_1_Pipeline_2_fu_174 grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180 grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189 grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211}} grp_ProcessingElement_1_Pipeline_1_fu_168 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_1_Pipeline_2_fu_174 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211 {DEPTH 3 CHILDREN {}} ProcessingElement_2_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_2_Pipeline_1_fu_136 grp_ProcessingElement_2_Pipeline_2_fu_142 grp_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_2_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_2_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_2_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_2_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ConvertWidthC_U0 {DEPTH 2 CHILDREN grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84} grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84 {DEPTH 3 CHILDREN {}} ProcessingElement_3_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_3_Pipeline_1_fu_136 grp_ProcessingElement_3_Pipeline_2_fu_142 grp_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_3_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_3_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_3_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_3_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} WriteC_U0 {DEPTH 2 CHILDREN grp_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_fu_82} grp_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_fu_82 {DEPTH 3 CHILDREN {}} ProcessingElement_4_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_4_Pipeline_1_fu_136 grp_ProcessingElement_4_Pipeline_2_fu_142 grp_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_4_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_4_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_4_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_4_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_5_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_5_Pipeline_1_fu_136 grp_ProcessingElement_5_Pipeline_2_fu_142 grp_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_5_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_5_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_5_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_5_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_6_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_6_Pipeline_1_fu_136 grp_ProcessingElement_6_Pipeline_2_fu_142 grp_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_6_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_6_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_6_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_6_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_7_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_7_Pipeline_1_fu_136 grp_ProcessingElement_7_Pipeline_2_fu_142 grp_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_7_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_7_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_7_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_7_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_8_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_8_Pipeline_1_fu_136 grp_ProcessingElement_8_Pipeline_2_fu_142 grp_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_8_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_8_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_8_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_8_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_9_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_9_Pipeline_1_fu_136 grp_ProcessingElement_9_Pipeline_2_fu_142 grp_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_9_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_9_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_9_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_9_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_10_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_10_Pipeline_1_fu_136 grp_ProcessingElement_10_Pipeline_2_fu_142 grp_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_10_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_10_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_10_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_10_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_11_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_11_Pipeline_1_fu_136 grp_ProcessingElement_11_Pipeline_2_fu_142 grp_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_11_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_11_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_11_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_11_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_12_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_12_Pipeline_1_fu_136 grp_ProcessingElement_12_Pipeline_2_fu_142 grp_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_12_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_12_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_12_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_12_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_13_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_13_Pipeline_1_fu_136 grp_ProcessingElement_13_Pipeline_2_fu_142 grp_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_13_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_13_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_13_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_13_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_14_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_14_Pipeline_1_fu_136 grp_ProcessingElement_14_Pipeline_2_fu_142 grp_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_14_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_14_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_14_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_14_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_15_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_15_Pipeline_1_fu_136 grp_ProcessingElement_15_Pipeline_2_fu_142 grp_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_15_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_15_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_15_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_15_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_16_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_16_Pipeline_1_fu_136 grp_ProcessingElement_16_Pipeline_2_fu_142 grp_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_16_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_16_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_16_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_16_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_17_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_17_Pipeline_1_fu_136 grp_ProcessingElement_17_Pipeline_2_fu_142 grp_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_17_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_17_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_17_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_17_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_18_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_18_Pipeline_1_fu_136 grp_ProcessingElement_18_Pipeline_2_fu_142 grp_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_18_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_18_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_18_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_18_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_19_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_19_Pipeline_1_fu_136 grp_ProcessingElement_19_Pipeline_2_fu_142 grp_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_19_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_19_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_19_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_19_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_20_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_20_Pipeline_1_fu_136 grp_ProcessingElement_20_Pipeline_2_fu_142 grp_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_20_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_20_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_20_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_20_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_21_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_21_Pipeline_1_fu_136 grp_ProcessingElement_21_Pipeline_2_fu_142 grp_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_21_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_21_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_21_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_21_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_22_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_22_Pipeline_1_fu_136 grp_ProcessingElement_22_Pipeline_2_fu_142 grp_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_22_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_22_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_22_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_22_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_23_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_23_Pipeline_1_fu_136 grp_ProcessingElement_23_Pipeline_2_fu_142 grp_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_23_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_23_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_23_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_23_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_24_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_24_Pipeline_1_fu_136 grp_ProcessingElement_24_Pipeline_2_fu_142 grp_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_24_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_24_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_24_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_24_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_25_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_25_Pipeline_1_fu_136 grp_ProcessingElement_25_Pipeline_2_fu_142 grp_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_25_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_25_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_25_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_25_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_26_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_26_Pipeline_1_fu_136 grp_ProcessingElement_26_Pipeline_2_fu_142 grp_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_26_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_26_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_26_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_26_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_27_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_27_Pipeline_1_fu_136 grp_ProcessingElement_27_Pipeline_2_fu_142 grp_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_27_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_27_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_27_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_27_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_28_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_28_Pipeline_1_fu_136 grp_ProcessingElement_28_Pipeline_2_fu_142 grp_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_28_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_28_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_28_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_28_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_29_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_29_Pipeline_1_fu_136 grp_ProcessingElement_29_Pipeline_2_fu_142 grp_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_29_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_29_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_29_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_29_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_30_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_30_Pipeline_1_fu_136 grp_ProcessingElement_30_Pipeline_2_fu_142 grp_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 grp_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M_fu_157 grp_ProcessingElement_30_Pipeline_WriteC_Flattened_fu_179}} grp_ProcessingElement_30_Pipeline_1_fu_136 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_30_Pipeline_2_fu_142 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M_fu_157 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_30_Pipeline_WriteC_Flattened_fu_179 {DEPTH 3 CHILDREN {}} ProcessingElement_31_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_31_Pipeline_1_fu_178 grp_ProcessingElement_31_Pipeline_2_fu_184 grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190 grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199 grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221}} grp_ProcessingElement_31_Pipeline_1_fu_178 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_31_Pipeline_2_fu_184 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221 {DEPTH 3 CHILDREN {}} ProcessingElement_U0 {DEPTH 2 CHILDREN {grp_ProcessingElement_Pipeline_1_fu_140 grp_ProcessingElement_Pipeline_2_fu_146 grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152 grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159 grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177}} grp_ProcessingElement_Pipeline_1_fu_140 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_Pipeline_2_fu_146 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159 {DEPTH 3 CHILDREN {}} grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177 {DEPTH 3 CHILDREN {}}} MODULEDATA {ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln115_fu_449_p2 SOURCE ../kernel/Memory.cpp:115 VARIABLE icmp_ln115 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_463_p2 SOURCE ../kernel/Memory.cpp:115 VARIABLE add_ln115 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln117_fu_469_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE icmp_ln117 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln115_fu_474_p2 SOURCE ../kernel/Memory.cpp:115 VARIABLE xor_ln115 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln99_fu_614_p2 SOURCE ../kernel/Memory.cpp:99 VARIABLE icmp_ln99 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln121_fu_480_p2 SOURCE ../kernel/Memory.cpp:121 VARIABLE icmp_ln121 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln115_1_fu_486_p2 SOURCE ../kernel/Memory.cpp:115 VARIABLE and_ln115_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_492_p2 SOURCE ../kernel/Memory.cpp:119 VARIABLE icmp_ln119 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_1_fu_497_p2 SOURCE ../kernel/Memory.cpp:119 VARIABLE icmp_ln119_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln115_fu_502_p3 SOURCE ../kernel/Memory.cpp:115 VARIABLE select_ln115 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_620_p2 SOURCE ../kernel/Memory.cpp:115 VARIABLE add_ln115_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln115_1_fu_626_p3 SOURCE ../kernel/Memory.cpp:115 VARIABLE select_ln115_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln117_fu_510_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE or_ln117 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln117_fu_633_p3 SOURCE ../kernel/Memory.cpp:117 VARIABLE select_ln117 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln117_fu_516_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE xor_ln117 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln115_fu_640_p2 SOURCE ../kernel/Memory.cpp:115 VARIABLE and_ln115 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln117_1_fu_522_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE and_ln117_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k0_2_fu_644_p2 SOURCE ../kernel/Memory.cpp:119 VARIABLE k0_2 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_528_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE empty LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_154_fu_534_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE empty_154 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_mid26_fu_650_p3 SOURCE ../kernel/Memory.cpp:117 VARIABLE n1_mid26 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten_not_fu_657_p2 SOURCE ../kernel/Memory.cpp:121 VARIABLE exitcond_flatten_not LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME exitcond_flatten_mid262_not_fu_662_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE exitcond_flatten_mid262_not LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten_mid234_fu_667_p2 SOURCE ../kernel/Memory.cpp:115 VARIABLE not_exitcond_flatten_mid234 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln117_fu_672_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE and_ln117 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln99_mid211_fu_678_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE icmp_ln99_mid211 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln119_fu_684_p3 SOURCE ../kernel/Memory.cpp:119 VARIABLE select_ln119 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_691_p2 SOURCE ../kernel/Memory.cpp:121 VARIABLE add_ln121 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_155_fu_697_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE empty_155 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_156_fu_702_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE empty_156 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n2_mid2_fu_707_p3 SOURCE ../kernel/Memory.cpp:117 VARIABLE n2_mid2 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln121_fu_715_p3 SOURCE ../kernel/Memory.cpp:121 VARIABLE select_ln121 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U3 SOURCE ../kernel/Memory.cpp:16 VARIABLE mul_ln16 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_750_p2 SOURCE ../kernel/Memory.cpp:16 VARIABLE add_ln16 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_768_p2 SOURCE ../kernel/Memory.cpp:64 VARIABLE add_ln64 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_783_p2 SOURCE ../kernel/Memory.cpp:99 VARIABLE add_ln99 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_540_p2 SOURCE ../kernel/Memory.cpp:121 VARIABLE add_ln121_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln121_1_fu_546_p3 SOURCE ../kernel/Memory.cpp:121 VARIABLE select_ln121_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_554_p2 SOURCE ../kernel/Memory.cpp:119 VARIABLE add_ln119_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln119_1_fu_560_p3 SOURCE ../kernel/Memory.cpp:119 VARIABLE select_ln119_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_568_p2 SOURCE ../kernel/Memory.cpp:117 VARIABLE add_ln117 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln117_1_fu_574_p3 SOURCE ../kernel/Memory.cpp:117 VARIABLE select_ln117_1 LOOP ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} ReadA {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_208_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:111 VARIABLE add_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_228_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:116 VARIABLE add_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24ns_37ns_60_1_1_U28 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:116 VARIABLE bound17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24ns_60ns_83_1_1_U29 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:111 VARIABLE bound40 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 10 BRAM 0 URAM 0}} TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln172_fu_368_p2 SOURCE ../kernel/Memory.cpp:172 VARIABLE icmp_ln172 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_376_p2 SOURCE ../kernel/Memory.cpp:172 VARIABLE add_ln172 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln174_fu_382_p2 SOURCE ../kernel/Memory.cpp:174 VARIABLE icmp_ln174 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln172_fu_387_p2 SOURCE ../kernel/Memory.cpp:172 VARIABLE xor_ln172 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln153_fu_393_p2 SOURCE ../kernel/Memory.cpp:153 VARIABLE icmp_ln153 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln176_fu_399_p2 SOURCE ../kernel/Memory.cpp:176 VARIABLE icmp_ln176 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln176_1_fu_404_p2 SOURCE ../kernel/Memory.cpp:176 VARIABLE icmp_ln176_1 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln172_fu_409_p3 SOURCE ../kernel/Memory.cpp:172 VARIABLE select_ln172 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln174_fu_417_p2 SOURCE ../kernel/Memory.cpp:174 VARIABLE or_ln174 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln174_fu_423_p3 SOURCE ../kernel/Memory.cpp:174 VARIABLE select_ln174 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln174_fu_431_p2 SOURCE ../kernel/Memory.cpp:174 VARIABLE xor_ln174 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln172_fu_437_p2 SOURCE ../kernel/Memory.cpp:172 VARIABLE and_ln172 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln174_fu_443_p2 SOURCE ../kernel/Memory.cpp:174 VARIABLE and_ln174 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_449_p2 SOURCE ../kernel/Memory.cpp:176 VARIABLE k LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln176_fu_455_p3 SOURCE ../kernel/Memory.cpp:176 VARIABLE select_ln176 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_467_p2 SOURCE ../kernel/Memory.cpp:153 VARIABLE add_ln153 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln153_fu_473_p2 SOURCE ../kernel/Memory.cpp:153 VARIABLE or_ln153 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln153_1_fu_479_p2 SOURCE ../kernel/Memory.cpp:153 VARIABLE or_ln153_1 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_3_fu_485_p3 SOURCE ../kernel/Memory.cpp:153 VARIABLE n1_3 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_1_fu_493_p2 SOURCE ../kernel/Memory.cpp:176 VARIABLE add_ln176_1 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln176_1_fu_499_p3 SOURCE ../kernel/Memory.cpp:176 VARIABLE select_ln176_1 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_507_p2 SOURCE ../kernel/Memory.cpp:174 VARIABLE add_ln174 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln174_1_fu_513_p3 SOURCE ../kernel/Memory.cpp:174 VARIABLE select_ln174_1 LOOP TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} TransposeA {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_151_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:111 VARIABLE add_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_171_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:116 VARIABLE add_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24ns_41ns_64_1_1_U77 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:119 VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24ns_64ns_87_1_1_U78 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:114 VARIABLE bound16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 7 BRAM 0 URAM 0}} ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_fu_251_p2 SOURCE ../kernel/Memory.cpp:273 VARIABLE icmp_ln273 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_256_p2 SOURCE ../kernel/Memory.cpp:273 VARIABLE add_ln273 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln275_fu_262_p2 SOURCE ../kernel/Memory.cpp:275 VARIABLE icmp_ln275 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln273_fu_419_p3 SOURCE ../kernel/Memory.cpp:273 VARIABLE select_ln273 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln273_fu_267_p2 SOURCE ../kernel/Memory.cpp:273 VARIABLE or_ln273 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln273_fu_273_p2 SOURCE ../kernel/Memory.cpp:273 VARIABLE xor_ln273 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln279_fu_279_p2 SOURCE ../kernel/Memory.cpp:279 VARIABLE icmp_ln279 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln273_fu_285_p2 SOURCE ../kernel/Memory.cpp:273 VARIABLE and_ln273 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln277_fu_291_p2 SOURCE ../kernel/Memory.cpp:277 VARIABLE icmp_ln277 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln277_1_fu_296_p2 SOURCE ../kernel/Memory.cpp:277 VARIABLE icmp_ln277_1 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln273_1_fu_301_p3 SOURCE ../kernel/Memory.cpp:273 VARIABLE select_ln273_1 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_fu_426_p2 SOURCE ../kernel/Memory.cpp:275 VARIABLE add_ln275 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln275_fu_309_p2 SOURCE ../kernel/Memory.cpp:275 VARIABLE or_ln275 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln275_fu_432_p3 SOURCE ../kernel/Memory.cpp:275 VARIABLE select_ln275 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln275_1_fu_315_p2 SOURCE ../kernel/Memory.cpp:275 VARIABLE or_ln275_1 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln275_fu_321_p2 SOURCE ../kernel/Memory.cpp:275 VARIABLE xor_ln275 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln275_fu_327_p2 SOURCE ../kernel/Memory.cpp:275 VARIABLE and_ln275 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln275_1_fu_439_p3 SOURCE ../kernel/Memory.cpp:275 VARIABLE select_ln275_1 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_446_p2 SOURCE ../kernel/Memory.cpp:277 VARIABLE add_ln277 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_0_mid2_fu_333_p2 SOURCE ../kernel/Memory.cpp:275 VARIABLE first_iter_0_mid2 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln277_fu_452_p3 SOURCE ../kernel/Memory.cpp:277 VARIABLE select_ln277 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U101 SOURCE ../kernel/Memory.cpp:277 VARIABLE empty_151 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_152_fu_476_p2 SOURCE ../kernel/Memory.cpp:277 VARIABLE empty_152 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_494_p2 SOURCE ../kernel/Memory.cpp:277 VARIABLE empty_153 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln279_fu_339_p2 SOURCE ../kernel/Memory.cpp:279 VARIABLE add_ln279 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln279_fu_345_p2 SOURCE ../kernel/Memory.cpp:279 VARIABLE or_ln279 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln279_1_fu_351_p2 SOURCE ../kernel/Memory.cpp:279 VARIABLE or_ln279_1 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln279_fu_357_p3 SOURCE ../kernel/Memory.cpp:279 VARIABLE select_ln279 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_1_fu_365_p2 SOURCE ../kernel/Memory.cpp:277 VARIABLE add_ln277_1 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln277_1_fu_371_p3 SOURCE ../kernel/Memory.cpp:277 VARIABLE select_ln277_1 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_1_fu_379_p2 SOURCE ../kernel/Memory.cpp:275 VARIABLE add_ln275_1 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln275_2_fu_385_p3 SOURCE ../kernel/Memory.cpp:275 VARIABLE select_ln275_2 LOOP ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} ReadB {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_148_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:111 VARIABLE add_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_168_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:116 VARIABLE add_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24ns_37ns_60_1_1_U110 SOURCE ../kernel/Memory.cpp:268 VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24ns_60ns_83_1_1_U111 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:114 VARIABLE bound18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 10 BRAM 0 URAM 0}} ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_111_p2 SOURCE ../kernel/Memory.cpp:303 VARIABLE icmp_ln303 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_119_p2 SOURCE ../kernel/Memory.cpp:303 VARIABLE add_ln303 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln306_fu_125_p2 SOURCE ../kernel/Memory.cpp:306 VARIABLE icmp_ln306 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln302_fu_168_p3 SOURCE ../kernel/Memory.cpp:302 VARIABLE select_ln302 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln302_1_fu_131_p3 SOURCE ../kernel/Memory.cpp:302 VARIABLE select_ln302_1 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln309_fu_139_p2 SOURCE ../kernel/Memory.cpp:309 VARIABLE icmp_ln309 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln170_fu_199_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170 VARIABLE lshr_ln170 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln170_1_fu_220_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170 VARIABLE lshr_ln170_1 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln170_2_fu_241_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170 VARIABLE lshr_ln170_2 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln170_3_fu_262_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170 VARIABLE lshr_ln170_3 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln170_4_fu_283_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170 VARIABLE lshr_ln170_4 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln170_5_fu_304_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170 VARIABLE lshr_ln170_5 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln170_6_fu_325_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170 VARIABLE lshr_ln170_6 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln170_7_fu_346_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170 VARIABLE lshr_ln170_7 LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_149_p2 SOURCE ../kernel/Memory.cpp:306 VARIABLE j LOOP ConvertWidthB_Outer_ConvertWidthB_Memory BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ConvertWidthB {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_119_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:111 VARIABLE add_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_139_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:116 VARIABLE add_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24ns_32ns_55_1_1_U124 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:132 VARIABLE mul_ln132 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_55s_24ns_55_1_1_U125 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:132 VARIABLE mul_ln132_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} FeedB_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_57_p2 SOURCE ../kernel/Memory.cpp:417 VARIABLE add_ln417 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_fu_63_p2 SOURCE ../kernel/Memory.cpp:417 VARIABLE icmp_ln417 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln420_fu_131_p2 SOURCE ../kernel/Memory.cpp:420 VARIABLE icmp_ln420 LOOP FeedB_Pipeline_N_FeedB_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_fu_137_p2 SOURCE ../kernel/Memory.cpp:420 VARIABLE add_ln420 LOOP FeedB_Pipeline_N_FeedB_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln422_fu_149_p2 SOURCE ../kernel/Memory.cpp:422 VARIABLE icmp_ln422 LOOP FeedB_Pipeline_N_FeedB_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_fu_155_p3 SOURCE ../kernel/Memory.cpp:420 VARIABLE select_ln420 LOOP FeedB_Pipeline_N_FeedB_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_1_fu_163_p2 SOURCE ../kernel/Memory.cpp:420 VARIABLE add_ln420_1 LOOP FeedB_Pipeline_N_FeedB_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln420_1_fu_169_p3 SOURCE ../kernel/Memory.cpp:420 VARIABLE select_ln420_1 LOOP FeedB_Pipeline_N_FeedB_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp31_fu_177_p2 SOURCE ../kernel/Memory.cpp:420 VARIABLE cmp31 LOOP FeedB_Pipeline_N_FeedB_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln422_fu_188_p2 SOURCE ../kernel/Memory.cpp:422 VARIABLE add_ln422 LOOP FeedB_Pipeline_N_FeedB_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} FeedB {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buffer_U SOURCE ../kernel/Memory.cpp:417 VARIABLE buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_136_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:111 VARIABLE add_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_156_p2 SOURCE /home/minghe/gemm_hls/include/MatrixMultiplication.h:116 VARIABLE add_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln412_fu_180_p2 SOURCE ../kernel/Memory.cpp:412 VARIABLE icmp_ln412 LOOP FeedB_OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n0_34_fu_185_p2 SOURCE ../kernel/Memory.cpp:412 VARIABLE n0_34 LOOP FeedB_OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln414_fu_191_p2 SOURCE ../kernel/Memory.cpp:414 VARIABLE icmp_ln414 LOOP FeedB_OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m0_1_fu_196_p2 SOURCE ../kernel/Memory.cpp:414 VARIABLE m0_1 LOOP FeedB_OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln416_fu_206_p2 SOURCE ../kernel/Memory.cpp:416 VARIABLE icmp_ln416 LOOP FeedB_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_211_p2 SOURCE ../kernel/Memory.cpp:416 VARIABLE k LOOP FeedB_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 8 URAM 0}} ProcessingElement_1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_1_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_20_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_20 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_363_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_369_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_378_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_384_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_20_fu_439_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_20 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_20_fu_445_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_20 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_392_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE first_iter_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_456_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_461_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_474_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_484_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_408_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_414_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_508_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_760_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_531_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_873_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U159 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_499 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U151 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_877_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_148_fu_566_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_148 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_148_fu_884_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_148 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U160 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_500 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U152 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_486 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_134_fu_888_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_134 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_149_fu_595_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_149 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_149_fu_895_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_149 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U161 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_501 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U153 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_488 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_135_fu_899_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_135 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_150_fu_624_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_150 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_150_fu_906_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_150 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U162 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_502 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U154 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_490 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_136_fu_910_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_136 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_151_fu_653_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_151 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_151_fu_917_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_151 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U163 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_503 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U155 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_492 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_137_fu_921_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_137 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_152_fu_682_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_152 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_152_fu_928_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_152 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U164 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_504 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U156 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_494 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_138_fu_932_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_138 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_153_fu_711_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_153 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_153_fu_939_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_153 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U165 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_505 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U157 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_496 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_139_fu_943_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_139 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_154_fu_740_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_154 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_154_fu_950_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_154 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U166 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_506 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U158 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_498 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_140_fu_954_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_140 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_420_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_1_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_44_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_44 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_22_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_22 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_44_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_44 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_65_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_65 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_45_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_45 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_66_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_66 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_228_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_247_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_263_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_269_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_275_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_283_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_288_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_294_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_311_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_316_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_326_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_335_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_31_fu_340_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_31 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_350_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_359_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_366_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_371_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_380_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_385_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_2_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_2_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_9_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_9 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_363_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_369_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_378_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_384_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_9_fu_451_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_9 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_9_fu_457_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_9 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_468_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_473_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_486_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_496_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln82_fu_392_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_408_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_414_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_9_fu_420_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_9 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_426_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_520_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_772_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_543_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_885_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U212 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_246 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U204 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_889_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_71_fu_578_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_71 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_71_fu_896_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_71 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U213 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_247 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U205 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_233 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_57_fu_900_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_57 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_72_fu_607_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_72 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_72_fu_907_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_72 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U214 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_248 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U206 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_235 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_58_fu_911_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_58 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_73_fu_636_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_73 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_73_fu_918_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_73 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U215 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_249 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U207 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_237 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_59_fu_922_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_59 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_74_fu_665_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_74 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_74_fu_929_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_74 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U216 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_250 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U208 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_239 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_60_fu_933_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_60 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_75_fu_694_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_75 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_75_fu_940_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_75 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U217 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_251 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U209 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_241 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_61_fu_944_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_61 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_76_fu_723_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_76 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_76_fu_951_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_76 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U218 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_252 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U210 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_243 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_62_fu_955_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_62 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_77_fu_752_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_77 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_77_fu_962_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_77 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U219 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_253 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U211 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_245 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_63_fu_966_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_63 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_432_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_2_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_22_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_22 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_11_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_11 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_22_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_22 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_32_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_32 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_23_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_23 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_33_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_33 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_20_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_20 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_3_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_3_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_7_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31_7 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_7_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_7 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_7_fu_465_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_7_fu_471_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_482_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_487_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_510_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln82_fu_406_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_422_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_428_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_7_fu_434_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_440_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_534_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_786_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_557_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_899_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U261 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_177 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U253 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_903_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_50_fu_592_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_50 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_50_fu_910_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_50 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U262 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_178 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U254 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_164 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_43_fu_914_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_43 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_51_fu_621_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_51 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_51_fu_921_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_51 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U263 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_179 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U255 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_166 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_44_fu_925_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_44 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_52_fu_650_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_52 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_52_fu_932_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_52 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U264 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_180 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U256 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_168 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_45_fu_936_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_45 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_53_fu_679_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_53 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_53_fu_943_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_53 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U265 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_181 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U257 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_170 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_46_fu_947_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_46 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_54_fu_708_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_54 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_54_fu_954_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_54 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U266 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_182 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U258 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_172 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_47_fu_958_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_47 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_55_fu_737_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_55 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_55_fu_965_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_55 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U267 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_183 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U259 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_174 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_48_fu_969_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_48 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_56_fu_766_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_56 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_56_fu_976_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_56 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U268 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_184 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U260 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_176 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_49_fu_980_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_49 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_446_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_3_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_16 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_8_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_8 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_16_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_16 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_23_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_23 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_17_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_17 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_24_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_24 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_9_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_9 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_4_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_4_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_6_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31_6 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_6_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_6 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_6_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_6 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_6_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_6 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_6_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_6 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U310 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_154 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U302 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_43_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_43 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_43_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_43 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U311 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_155 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U303 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_141 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_36_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_36 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_44_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_44 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_44_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_44 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U312 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_156 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U304 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_143 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_37_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_37 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_45_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_45 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_45_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_45 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U313 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_157 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U305 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_145 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_38_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_38 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_46_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_46 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_46_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_46 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U314 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_158 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U306 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_147 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_39_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_39 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_47_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_47 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_47_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_47 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U315 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_159 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U307 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_149 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_40_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_40 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_48_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_48 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_48_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_48 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U316 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_160 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U308 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_151 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_41_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_41 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_49_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_49 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_49_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_49 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U317 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_161 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U309 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_153 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_42_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_42 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_4_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_14_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_14 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_7_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_7 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_14_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_14 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_20_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_20 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_15_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_15 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_21_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_21 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_4 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_6_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_6 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_5_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_5_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_5_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31_5 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_5_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_5 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_369_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_375_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_384_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_390_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_5_fu_467_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_5 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_5_fu_473_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_5 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_484_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_489_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_502_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_512_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln82_fu_408_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_424_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_430_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_5_fu_436_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_5 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_442_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_536_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_788_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_559_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_901_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U359 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_131 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U351 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_905_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_36_fu_594_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_36 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_36_fu_912_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_36 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U360 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_132 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U352 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_118 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_29_fu_916_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_29 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_37_fu_623_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_37 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_37_fu_923_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_37 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U361 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_133 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U353 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_120 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_30_fu_927_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_30 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_38_fu_652_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_38 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_38_fu_934_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_38 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U362 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_134 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U354 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_122 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_31_fu_938_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_31 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_39_fu_681_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_39 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_39_fu_945_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_39 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U363 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_135 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U355 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_124 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_32_fu_949_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_32 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_40_fu_710_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_40 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_40_fu_956_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_40 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U364 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_136 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U356 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_126 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_33_fu_960_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_33 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_41_fu_739_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_41 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_41_fu_967_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_41 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U365 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_137 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U357 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_128 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_34_fu_971_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_34 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_42_fu_768_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_42 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_42_fu_978_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_42 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U366 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_138 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U358 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_130 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_35_fu_982_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_35 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_448_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_5_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_12 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_6_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_6 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_12_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_12 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_17_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_17 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_13_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_13 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_18_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_18 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_5 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_5_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_5 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_6_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_6_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_4_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31_4 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_4_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_4 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_4_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_4 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_4_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_4 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_4_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_4 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U408 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_108 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U400 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_29_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_29 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_29_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_29 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U409 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_109 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U401 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_95 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_22_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_22 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_30_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_30 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_30_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_30 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U410 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_110 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U402 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_97 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_23_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_23 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_31_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_31 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_31_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_31 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U411 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_111 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U403 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_99 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_24_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_24 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_32_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_32 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_32_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_32 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U412 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_112 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U404 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_101 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_25_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_25 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_33_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_33 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_33_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_33 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U413 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_113 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U405 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_103 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_26_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_26 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_34_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_34 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_34_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_34 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U414 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_114 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U406 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_105 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_27_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_27 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_35_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_35 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_35_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_35 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U415 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U407 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_107 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_28_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_28 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_6_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_10_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_10 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_5_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_5 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_10_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_10 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_14_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_14 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_11_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_11 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_15_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_15 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_6 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_4 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_7_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_7_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31_3 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_3_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_3 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_3 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_3_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_3 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_3_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_3 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U457 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U449 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_22_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_22 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_22_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_22 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U458 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_86 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U450 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_72 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_15_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_15 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_23_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_23 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_23_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_23 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U459 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_87 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U451 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_74 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_16_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_16 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_24_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_24 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_24_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_24 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U460 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_88 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U452 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_76 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_17_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_17 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_25_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_25 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_25_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_25 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U461 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_89 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U453 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_78 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_18_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_18 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_26_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_26 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_26_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_26 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U462 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_90 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U454 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_19_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_19 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_27_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_27 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_27_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_27 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U463 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U455 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_20_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_20 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_28_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_28 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_28_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_28 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U464 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_92 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U456 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_84 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_21_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_21 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_7_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_8 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_4_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_4 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_8_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_8 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_11_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_11 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_9_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_9 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_12_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_12 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_7 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_3_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_3 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_8_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_8_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31_2 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_2_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_2 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_2_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_2_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U506 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_62 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U498 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_15_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_15 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_15_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_15 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U507 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_63 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U499 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_49 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_8_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_8 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_16_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_16 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_16_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_16 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U508 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U500 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_51 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_9_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_9 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_17_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_17 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_17_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_17 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U509 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_65 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U501 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_53 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_10_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_10 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_18_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_18 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_18_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_18 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U510 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_66 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U502 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_55 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_11_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_11 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_19_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_19 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_19_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_19 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U511 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U503 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_57 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_12_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_12 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_20_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_20 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_20_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_20 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U512 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_68 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U504 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_59 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_13_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_13 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_21_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_21 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_21_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_21 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U513 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_69 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U505 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_61 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_14_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_14 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_8_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_6 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_3_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_3 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_8_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_8 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_7_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_7 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_9_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_9 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_8 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_2_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_2 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_9_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_9_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31_1 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_1_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_1 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_371_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_377_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_386_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_392_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_469_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_1_fu_475_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_486_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_491_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_504_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_514_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln82_fu_410_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_426_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_432_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_1_fu_438_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_444_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_538_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_1_fu_790_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_561_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_903_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U555 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_35 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U547 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_907_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_8_fu_596_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_8 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_8_fu_914_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_8 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U556 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_36 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U548 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_1_fu_918_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_9_fu_625_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_9 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_9_fu_925_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_9 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U557 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_37 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U549 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_4 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_2_fu_929_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_10_fu_654_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_10 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_10_fu_936_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_10 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U558 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_38 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U550 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_6 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_3_fu_940_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_3 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_11_fu_683_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_11 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_11_fu_947_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_11 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U559 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_39 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U551 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_8 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_4_fu_951_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_4 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_12_fu_712_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_12 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_12_fu_958_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_12 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U560 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_40 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U552 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_30 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_5_fu_962_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_5 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_13_fu_741_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_13 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_13_fu_969_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_13 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U561 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_41 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U553 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_32 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_6_fu_973_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_6 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_14_fu_770_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_14 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_14_fu_980_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_14 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U562 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_42 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U554 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_34 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_7_fu_984_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_450_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_9_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_4 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_2_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_2 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_5_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_5 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_6_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_6 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_6_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_6 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_9 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_1_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_10_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_10_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_30_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_30 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_30_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_30 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_30_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_30 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_29_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_29 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U604 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_729 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U596 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_218_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_218 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_218_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_218 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U605 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_730 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U597 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_716 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_204_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_204 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_219_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_219 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_219_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_219 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U606 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_731 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U598 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_718 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_205_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_205 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_220_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_220 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_220_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_220 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U607 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_732 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U599 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_720 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_206_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_206 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_221_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_221 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_221_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_221 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U608 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_733 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U600 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_722 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_207_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_207 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_222_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_222 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_222_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_222 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U609 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_734 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U601 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_724 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_208_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_208 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_223_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_223 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_223_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_223 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U610 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_735 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U602 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_726 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_209_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_209 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_224_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_224 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_224_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_224 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U611 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_736 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U603 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_728 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_210_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_210 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_10_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_64_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_64 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_32_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_32 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_64_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_64 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_95_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_95 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_65_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_65 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_96_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_96 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_10 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_30_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_30 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_11_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_11_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_29_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_29 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_29_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_29 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_29_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_29 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_28_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_28 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U653 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_706 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U645 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_211_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_211 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_211_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_211 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U654 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_707 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U646 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_693 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_197_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_197 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_212_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_212 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_212_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_212 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U655 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_708 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U647 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_695 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_198_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_198 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_213_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_213 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_213_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_213 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U656 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_709 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U648 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_697 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_199_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_199 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_214_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_214 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_214_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_214 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U657 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_710 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U649 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_699 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_200_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_200 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_215_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_215 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_215_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_215 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U658 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_711 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U650 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_701 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_201_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_201 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_216_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_216 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_216_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_216 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U659 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_712 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U651 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_703 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_202_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_202 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_217_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_217 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_217_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_217 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U660 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_713 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U652 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_705 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_203_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_203 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_11_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_62_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_62 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_31_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_31 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_62_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_62 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_92_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_92 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_63_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_63 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_93_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_93 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_11 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_29_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_29 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_12_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_12_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_28_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_28 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_28_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_28 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_28_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_28 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_27_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_27 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U702 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_683 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U694 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_204_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_204 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_204_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_204 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U703 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_684 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U695 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_670 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_190_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_190 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_205_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_205 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_205_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_205 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U704 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_685 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U696 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_672 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_191_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_191 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_206_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_206 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_206_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_206 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U705 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_686 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U697 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_674 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_192_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_192 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_207_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_207 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_207_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_207 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U706 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_687 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U698 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_676 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_193_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_193 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_208_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_208 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_208_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_208 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U707 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_688 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U699 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_678 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_194_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_194 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_209_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_209 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_209_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_209 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U708 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_689 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U700 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_680 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_195_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_195 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_210_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_210 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_210_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_210 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U709 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_690 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U701 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_682 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_196_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_196 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_12_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_60_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_60 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_30_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_30 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_60_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_60 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_89_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_89 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_61_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_61 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_90_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_90 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_12 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_28_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_28 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_13_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_13_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_27_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_27 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_27_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_27 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_27_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_27 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_26_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_26 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U751 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_660 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U743 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_197_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_197 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_197_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_197 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U752 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_661 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U744 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_647 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_183_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_183 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_198_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_198 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_198_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_198 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U753 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_662 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U745 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_649 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_184_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_184 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_199_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_199 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_199_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_199 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U754 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_663 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U746 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_651 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_185_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_185 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_200_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_200 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_200_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_200 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U755 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_664 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U747 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_653 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_186_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_186 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_201_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_201 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_201_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_201 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U756 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_665 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U748 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_655 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_187_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_187 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_202_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_202 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_202_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_202 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U757 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_666 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U749 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_657 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_188_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_188 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_203_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_203 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_203_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_203 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U758 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_667 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U750 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_659 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_189_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_189 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_13_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_58_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_58 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_29_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_29 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_58_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_58 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_86_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_86 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_59_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_59 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_87_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_87 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_13 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_27_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_27 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_14_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_14_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_26_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_26 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_26_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_26 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_26_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_26 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_25_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_25 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U800 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_637 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U792 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_190_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_190 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_190_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_190 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U801 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_638 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U793 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_624 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_176_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_176 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_191_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_191 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_191_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_191 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U802 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_639 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U794 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_626 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_177_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_177 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_192_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_192 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_192_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_192 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U803 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_640 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U795 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_628 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_178_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_178 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_193_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_193 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_193_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_193 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U804 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_641 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U796 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_630 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_179_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_179 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_194_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_194 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_194_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_194 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U805 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_642 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U797 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_632 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_180_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_180 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_195_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_195 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_195_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_195 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U806 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_643 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U798 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_634 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_181_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_181 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_196_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_196 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_196_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_196 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U807 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_644 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U799 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_636 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_182_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_182 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_14_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_56_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_56 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_28_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_28 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_56_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_56 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_83_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_83 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_57_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_57 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_84_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_84 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_14 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_26_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_26 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_15_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_15_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_25_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_25 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_25_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_25 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_25_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_25 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_24_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_24 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U849 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_614 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U841 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_183_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_183 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_183_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_183 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U850 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_615 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U842 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_601 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_169_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_169 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_184_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_184 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_184_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_184 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U851 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_616 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U843 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_603 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_170_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_170 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_185_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_185 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_185_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_185 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U852 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_617 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U844 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_605 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_171_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_171 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_186_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_186 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_186_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_186 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U853 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_618 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U845 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_607 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_172_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_172 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_187_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_187 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_187_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_187 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U854 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_619 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U846 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_609 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_173_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_173 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_188_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_188 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_188_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_188 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U855 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_620 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U847 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_611 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_174_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_174 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_189_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_189 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_189_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_189 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U856 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_621 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U848 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_613 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_175_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_175 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_15_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_54_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_54 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_27_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_27 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_54_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_54 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_80_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_80 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_55_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_55 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_81_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_81 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_15 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_25_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_25 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_16_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_16_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_24_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_24 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_24_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_24 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_24_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_24 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_23_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_23 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U898 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_591 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U890 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_176_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_176 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_176_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_176 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U899 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_592 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U891 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_578 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_162_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_162 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_177_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_177 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_177_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_177 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U900 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_593 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U892 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_580 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_163_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_163 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_178_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_178 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_178_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_178 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U901 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_594 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U893 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_582 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_164_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_164 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_179_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_179 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_179_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_179 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U902 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_595 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U894 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_584 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_165_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_165 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_180_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_180 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_180_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_180 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U903 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_596 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U895 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_586 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_166_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_166 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_181_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_181 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_181_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_181 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U904 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_597 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U896 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_588 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_167_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_167 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_182_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_182 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_182_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_182 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U905 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_598 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U897 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_590 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_168_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_168 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_16_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_52_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_52 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_26_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_26 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_52_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_52 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_77_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_77 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_53_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_53 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_78_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_78 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_16 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_24_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_24 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_17_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_17_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_104_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_110_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_119_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_125_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_158_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_23_fu_164_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_23 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_133_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_139_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_369_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_375_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_384_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_390_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_23_fu_467_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_23 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_23_fu_473_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_23 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_484_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_489_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_502_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_512_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln82_fu_408_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_424_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_430_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_22_fu_436_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_22 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_442_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_536_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_788_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_559_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_901_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U947 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_568 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U939 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_905_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_169_fu_594_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_169 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_169_fu_912_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_169 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U948 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_569 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U940 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_555 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_155_fu_916_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_155 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_170_fu_623_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_170 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_170_fu_923_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_170 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U949 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_570 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U941 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_557 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_156_fu_927_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_156 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_171_fu_652_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_171 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_171_fu_934_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_171 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U950 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_571 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U942 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_559 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_157_fu_938_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_157 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_172_fu_681_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_172 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_172_fu_945_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_172 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U951 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_572 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U943 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_561 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_158_fu_949_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_158 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_173_fu_710_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_173 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_173_fu_956_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_173 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U952 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_573 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U944 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_563 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_159_fu_960_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_159 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_174_fu_739_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_174 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_174_fu_967_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_174 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U953 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_574 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U945 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_565 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_160_fu_971_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_160 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_175_fu_768_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_175 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_175_fu_978_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_175 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U954 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_575 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U946 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_567 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_161_fu_982_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_161 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_448_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_17_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_50_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_50 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_25_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_25 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_50_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_50 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_74_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_74 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_51_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_51 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_75_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_75 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_17 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_23_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_23 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_18_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_18_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_22_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_22 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_22_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_22 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_22_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_22 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_21_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_21 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U996 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_545 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U988 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_162_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_162 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_162_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_162 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U997 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_546 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U989 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_532 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_148_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_148 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_163_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_163 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_163_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_163 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U998 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_547 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U990 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_534 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_149_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_149 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_164_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_164 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_164_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_164 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U999 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_548 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U991 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_536 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_150_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_150 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_165_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_165 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_165_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_165 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1000 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_549 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U992 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_538 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_151_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_151 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_166_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_166 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_166_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_166 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1001 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_550 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U993 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_540 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_152_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_152 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_167_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_167 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_167_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_167 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1002 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_551 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U994 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_542 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_153_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_153 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_168_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_168 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_168_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_168 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1003 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_552 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U995 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_544 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_154_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_154 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_18_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_48_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_48 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_24_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_24 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_48_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_48 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_71_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_71 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_49_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_49 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_72_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_72 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_18 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_22_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_22 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_19_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_19_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_21_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_21 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_21_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_21 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_21_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_21 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_20_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_20 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1045 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_522 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1037 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_155_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_155 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_155_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_155 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1046 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_523 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1038 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_509 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_141_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_141 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_156_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_156 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_156_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_156 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1047 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_524 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1039 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_511 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_142_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_142 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_157_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_157 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_157_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_157 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1048 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_525 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1040 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_513 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_143_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_143 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_158_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_158 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_158_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_158 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1049 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_526 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1041 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_515 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_144_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_144 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_159_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_159 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_159_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_159 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1050 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_527 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1042 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_517 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_145_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_145 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_160_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_160 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_160_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_160 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1051 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_528 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1043 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_519 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_146_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_146 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_161_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_161 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_161_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_161 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1052 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_529 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1044 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_521 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_147_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_147 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_19_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_46_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_46 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_23_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_23 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_46_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_46 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_68_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_68 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_47_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_47 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_69_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_69 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_19 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_21_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_21 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_20_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_20_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_19_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_19 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_19_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_19 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_19_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_19 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_19_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_19 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1094 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_476 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1086 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_141_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_141 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_141_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_141 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1095 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_477 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1087 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_463 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_127_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_127 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_142_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_142 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_142_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_142 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1096 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_478 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1088 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_465 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_128_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_128 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_143_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_143 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_143_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_143 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1097 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_479 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1089 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_467 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_129_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_129 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_144_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_144 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_144_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_144 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1098 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_480 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1090 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_469 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_130_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_130 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_145_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_145 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_145_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_145 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1099 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_481 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1091 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_471 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_131_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_131 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_146_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_146 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_146_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_146 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1100 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_482 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1092 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_473 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_132_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_132 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_147_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_147 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_147_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_147 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1101 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_483 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1093 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_475 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_133_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_133 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_20_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_42_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_42 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_21_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_21 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_42_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_42 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_62_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_62 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_43_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_43 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_63_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_63 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_20 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_19_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_19 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_21_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_21_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_18_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_18 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_18_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_18 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_18_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_18 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_18_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_18 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1143 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_453 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1135 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_134_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_134 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_134_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_134 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1144 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_454 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1136 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_440 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_120_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_120 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_135_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_135 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_135_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_135 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1145 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_455 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1137 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_442 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_121_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_121 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_136_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_136 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_136_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_136 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1146 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_456 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1138 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_444 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_122_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_122 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_137_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_137 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_137_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_137 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1147 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_457 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1139 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_446 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_123_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_123 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_138_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_138 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_138_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_138 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1148 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_458 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1140 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_448 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_124_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_124 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_139_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_139 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_139_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_139 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1149 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_459 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1141 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_450 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_125_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_125 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_140_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_140 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_140_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_140 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1150 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_460 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1142 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_452 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_126_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_126 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_21_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_40_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_40 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_20_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_20 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_40_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_40 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_59_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_59 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_41_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_41 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_60_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_60 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_21 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_18_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_18 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_22_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_22_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_17_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_17 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_17_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_17 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_17_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_17 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_17_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_17 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1192 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_430 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1184 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_127_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_127 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_127_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_127 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1193 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_431 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1185 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_417 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_113_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_113 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_128_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_128 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_128_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_128 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1194 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_432 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1186 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_419 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_114_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_114 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_129_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_129 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_129_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_129 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1195 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_433 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1187 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_421 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_115_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_130_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_130 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_130_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_130 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1196 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_434 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1188 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_423 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_116_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_116 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_131_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_131 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_131_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_131 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1197 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_435 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1189 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_425 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_117_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_117 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_132_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_132 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_132_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_132 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1198 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_436 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1190 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_427 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_118_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_118 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_133_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_133 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_133_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_133 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1199 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_437 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1191 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_429 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_119_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_119 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_22_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_38_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_38 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_19_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_19 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_38_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_38 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_56_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_56 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_39_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_39 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_57_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_57 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_22 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_17_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_17 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_23_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_23_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_16_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_16 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_16_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_16 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_16_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_16 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_16_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_16 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1241 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_407 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1233 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_120_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_120 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_120_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_120 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1242 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_408 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1234 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_394 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_106_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_121_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_121 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_121_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_121 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1243 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_409 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1235 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_396 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_107_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_107 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_122_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_122 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_122_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_122 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1244 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_410 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1236 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_398 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_108_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_108 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_123_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_123 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_123_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_123 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1245 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_411 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1237 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_400 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_109_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_109 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_124_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_124 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_124_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_124 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1246 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_412 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1238 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_402 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_110_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_110 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_125_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_125 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_125_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_125 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1247 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_413 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1239 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_404 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_111_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_111 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_126_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_126 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_126_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_126 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1248 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_414 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1240 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_406 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_112_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_112 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_23_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_36_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_36 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_18_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_18 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_36_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_36 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_53_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_53 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_37_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_37 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_54_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_54 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_23 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_16 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_24_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_24_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_15_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_15 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_15_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_15 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_15_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_15 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_15_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_15 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1290 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_384 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1282 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_113_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_113 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_113_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_113 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1291 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_385 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1283 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_371 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_99_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_99 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_114_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_114 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_114_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_114 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1292 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_386 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1284 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_373 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_100_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_100 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_115_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_115_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1293 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_387 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1285 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_375 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_101_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_101 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_116_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_116 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_116_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_116 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1294 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_388 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1286 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_377 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_102_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_102 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_117_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_117 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_117_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_117 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1295 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_389 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1287 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_379 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_103_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_103 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_118_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_118 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_118_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_118 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1296 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_390 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1288 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_381 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_104_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_104 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_119_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_119 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_119_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_119 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1297 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_391 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1289 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_383 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_105_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_105 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_24_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_34_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_34 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_17_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_17 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_34_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_34 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_50_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_50 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_35_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_35 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_51_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_51 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_24 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_15_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_15 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_25_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_25_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_14_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_14 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_14_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_14 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_14_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_14 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_14_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_14 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1339 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_361 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1331 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_106_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_106_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1340 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_362 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1332 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_348 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_92_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_92 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_107_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_107 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_107_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_107 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1341 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_363 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1333 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_350 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_93_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_93 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_108_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_108 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_108_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_108 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1342 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_364 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1334 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_352 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_94_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_94 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_109_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_109 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_109_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_109 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1343 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_365 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1335 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_354 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_95_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_95 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_110_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_110 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_110_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_110 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1344 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_366 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1336 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_356 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_96_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_96 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_111_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_111 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_111_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_111 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1345 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_367 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1337 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_358 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_97_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_97 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_112_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_112 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_112_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_112 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1346 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_368 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1338 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_360 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_98_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_98 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_25_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_32_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_32 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_16_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_16 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_32_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_32 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_47_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_47 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_33_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_33 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_48_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_48 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_25 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_14_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_14 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_26_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_26_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_13_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_13 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_13_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_13 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_13_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_13 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_13_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_13 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1388 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_338 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1380 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_99_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_99 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_99_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_99 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1389 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_339 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1381 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_325 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_85_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_100_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_100 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_100_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_100 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1390 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_340 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1382 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_327 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_86_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_86 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_101_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_101 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_101_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_101 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1391 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_341 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1383 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_329 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_87_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_87 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_102_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_102 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_102_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_102 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1392 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_342 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1384 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_331 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_88_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_88 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_103_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_103 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_103_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_103 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1393 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_343 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1385 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_333 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_89_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_89 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_104_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_104 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_104_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_104 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1394 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_344 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1386 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_335 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_90_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_90 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_105_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_105 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_105_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_105 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1395 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_345 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1387 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_337 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_91_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_26_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_30_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_30 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_15_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_15 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_30_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_30 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_44_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_44 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_31_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_31 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_45_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_45 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_26 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_13_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_13 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_27_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_27_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_12_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_12 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_12_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_12 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_12_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_12 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_12_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_12 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1437 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_315 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1429 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_92_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_92 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_92_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_92 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1438 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_316 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1430 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_302 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_78_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_78 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_93_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_93 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_93_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_93 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1439 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_317 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1431 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_304 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_79_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_79 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_94_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_94 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_94_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_94 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1440 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_318 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1432 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_306 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_80_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_95_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_95 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_95_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_95 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1441 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_319 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1433 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_308 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_81_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_81 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_96_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_96 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_96_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_96 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1442 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_320 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1434 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_310 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_82_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_97_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_97 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_97_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_97 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1443 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_321 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1435 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_312 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_83_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_98_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_98 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_98_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_98 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1444 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_322 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1436 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_314 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_84_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_84 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_27_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_28_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_28 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_14_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_14 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_28_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_28 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_41_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_41 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_29_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_29 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_42_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_42 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_27 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_12_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_12 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_28_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_28_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_11_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_11 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_11_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_11 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_11_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_11 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_11_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_11 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1486 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_292 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1478 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_85_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_85_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1487 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_293 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1479 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_279 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_71_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_71 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_86_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_86 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_86_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_86 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1488 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_294 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1480 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_281 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_72_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_72 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_87_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_87 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_87_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_87 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1489 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_295 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1481 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_283 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_73_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_73 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_88_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_88 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_88_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_88 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1490 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1482 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_285 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_74_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_74 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_89_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_89 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_89_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_89 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1491 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_297 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1483 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_287 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_75_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_75 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_90_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_90 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_90_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_90 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1492 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_298 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1484 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_289 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_76_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_76 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_91_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_91_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1493 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_299 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1485 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_291 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_77_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_77 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_28_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_26_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_26 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_13_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_13 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_26_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_26 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_38_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_38 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_27_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_27 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_39_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_39 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_28 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_11_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_11 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_29_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_29_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_10_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_10 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_10_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_10 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_10_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_10 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_10_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_10 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1535 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_269 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1527 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_78_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_78 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_78_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_78 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1536 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_270 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1528 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_256 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_64_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_79_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_79 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_79_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_79 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1537 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_271 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1529 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_258 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_65_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_65 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_80_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_80_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1538 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_272 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1530 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_260 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_66_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_66 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_81_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_81 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_81_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_81 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1539 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_273 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1531 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_262 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_67_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_82_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_82_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1540 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_274 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1532 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_264 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_68_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_68 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_83_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_83_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1541 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_275 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1533 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_266 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_69_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_69 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_84_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_84 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_84_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_84 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1542 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_276 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1534 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_268 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_70_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_70 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_29_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_24_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_24 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_12_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_12 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_24_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_24 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_35_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_35 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_25_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_25 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_36_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_36 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_29 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_10_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_10 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_30_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_30_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_8_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_8 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_8_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_8 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_8_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_8 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_8_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_8 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1584 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_223 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1576 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_64_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_64_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1585 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_224 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1577 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_210 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_50_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_50 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_65_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_65 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_65_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_65 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1586 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_225 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1578 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_212 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_51_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_51 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_66_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_66 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_66_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_66 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1587 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_226 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1579 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_214 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_52_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_52 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_67_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_67_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1588 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_227 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1580 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_216 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_53_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_53 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_68_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_68 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_68_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_68 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1589 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_228 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1581 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_218 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_54_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_54 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_69_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_69 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_69_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_69 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1590 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_229 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1582 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_220 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_55_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_55 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_70_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_70 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_70_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_70 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1591 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_230 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1583 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_222 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_56_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_56 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_30_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_20_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_20 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_10_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_10 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_20_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_20 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_29_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_29 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_21_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_21 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_30_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_30 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_30 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_196_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_215_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_231_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_237_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_243_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_251_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_256_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_262_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_279_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_284_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_294_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_303_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_8_fu_308_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_8 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_318_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_327_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_334_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_339_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_348_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_353_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_31_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_31_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_108_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_7_fu_114_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31_7 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_123_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE icmp_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_129_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln3147_fu_162_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln3147 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_7_fu_168_p3 SOURCE ../kernel/Compute.cpp:31 VARIABLE select_ln31_7 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_137_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE first_iter_0 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_143_p2 SOURCE ../kernel/Compute.cpp:35 VARIABLE add_ln35 LOOP InitializeABuffer_Inner_InitializeABuffer_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_367_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_7_fu_373_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_382_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_388_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_455_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_7_fu_461_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_472_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_477_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_490_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_500_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_396_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_412_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_418_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_7_fu_424_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_430_p2 SOURCE ../kernel/Compute.cpp:85 VARIABLE icmp_ln85 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_524_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_2_fu_776_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_547_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_889_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1633 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_200 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1625 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_893_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_57_fu_582_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_57 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_57_fu_900_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_57 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1634 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_201 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1626 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_187 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_43_fu_904_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_43 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_58_fu_611_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_58 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_58_fu_911_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_58 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1635 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_202 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1627 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_189 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_44_fu_915_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_44 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_59_fu_640_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_59 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_59_fu_922_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_59 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1636 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_203 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1628 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_191 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_45_fu_926_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_45 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_60_fu_669_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_60 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_60_fu_933_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_60 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1637 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_204 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1629 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_193 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_46_fu_937_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_46 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_61_fu_698_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_61 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_61_fu_944_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_61 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1638 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_205 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1630 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_195 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_47_fu_948_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_47 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_62_fu_727_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_62 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_62_fu_955_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_62 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1639 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_206 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1631 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_197 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_48_fu_959_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_48 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_63_fu_756_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_63 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_63_fu_966_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_63 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1640 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_207 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1632 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_199 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_49_fu_970_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_49 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_436_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_31_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_130_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_18_fu_136_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_18 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_152_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_9_fu_177_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_9 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_191_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_18_fu_197_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_18 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_26_fu_203_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_26 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_19_fu_209_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_19 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_27_fu_217_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_27 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_31 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_238_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_257_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_273_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_279_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_285_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_293_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_298_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_304_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_321_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_326_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_336_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_345_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_7_fu_350_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_7 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_360_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_369_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_376_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_381_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_390_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_395_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ProcessingElement_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_55_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE add_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_61_p2 SOURCE ../kernel/Compute.cpp:23 VARIABLE icmp_ln23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_57_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE add_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_63_p2 SOURCE ../kernel/Compute.cpp:26 VARIABLE icmp_ln26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_Pipeline_InitializeABuffer_Inner {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_68_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE icmp_ln31 LOOP InitializeABuffer_Inner BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_74_p2 SOURCE ../kernel/Compute.cpp:31 VARIABLE add_ln31 LOOP InitializeABuffer_Inner BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement_Pipeline_Pipeline_N_Pipeline_M {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_341_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE icmp_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_347_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_356_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE icmp_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_362_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_423_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add_ln64_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_1_fu_429_p3 SOURCE ../kernel/Compute.cpp:64 VARIABLE select_ln64_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add91_fu_440_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add91 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add106_fu_445_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add106 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_458_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsN_fu_468_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE inBoundsN LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln82_fu_370_p2 SOURCE ../kernel/Compute.cpp:82 VARIABLE icmp_ln82 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_386_p2 SOURCE ../kernel/Compute.cpp:83 VARIABLE icmp_ln83 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_392_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_1_fu_398_p2 SOURCE ../kernel/Compute.cpp:80 VARIABLE and_ln80_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_492_p2 SOURCE ../kernel/Compute.cpp:64 VARIABLE add115 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cPrev_1_fu_744_p3 SOURCE ../kernel/Compute.cpp:117 VARIABLE cPrev_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_fu_515_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_fu_857_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1684 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_16 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1676 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_fu_861_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_1_fu_550_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_1_fu_868_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1685 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_17 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1677 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_3 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_1_fu_872_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_1 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_2_fu_579_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_2_fu_879_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1686 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_18 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1678 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_5 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_2_fu_883_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_2 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_3_fu_608_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_3 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_3_fu_890_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_3 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1687 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_19 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1679 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_3_fu_894_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_3 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_4_fu_637_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_4 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_4_fu_901_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_4 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1688 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_20 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1680 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_9 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_4_fu_905_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_4 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_5_fu_666_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_5 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_5_fu_912_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_5 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1689 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_21 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1681 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_11 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_5_fu_916_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_5 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_6_fu_695_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_6 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_6_fu_923_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_6 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1690 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_22 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1682 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_13 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_6_fu_927_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_6 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME inBoundsM_7_fu_724_p2 SOURCE ../kernel/Compute.cpp:125 VARIABLE inBoundsM_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME inBounds_7_fu_934_p2 SOURCE ../kernel/Compute.cpp:127 VARIABLE inBounds_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U1691 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50 VARIABLE res_23 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U1683 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25 VARIABLE res_15 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln296_7_fu_938_p3 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296 VARIABLE select_ln296_7 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_404_p2 SOURCE ../kernel/Compute.cpp:67 VARIABLE add_ln67 LOOP Pipeline_N_Pipeline_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 40 BRAM 0 URAM 0}} ProcessingElement_Pipeline_WriteC_Flattened {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_119_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE icmp_ln168 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_125_p2 SOURCE ../kernel/Compute.cpp:168 VARIABLE i_2 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_141_p2 SOURCE ../kernel/Compute.cpp:170 VARIABLE icmp_ln170 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m1_1_fu_166_p2 SOURCE ../kernel/Compute.cpp:180 VARIABLE m1_1 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_180_p2 SOURCE ../kernel/Compute.cpp:187 VARIABLE icmp_ln187 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n1_4_fu_186_p2 SOURCE ../kernel/Compute.cpp:189 VARIABLE n1_4 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inner_2_fu_192_p2 SOURCE ../kernel/Compute.cpp:191 VARIABLE inner_2 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_5_fu_198_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE n1_5 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inner_3_fu_206_p3 SOURCE ../kernel/Compute.cpp:187 VARIABLE inner_3 LOOP WriteC_Flattened BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ProcessingElement {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME aBuffer_U SOURCE ../kernel/Compute.cpp:23 VARIABLE aBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cBuffer_U SOURCE ../kernel/Compute.cpp:26 VARIABLE cBuffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 1024 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_192_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i103_fu_211_p2 SOURCE {} VARIABLE sub_i103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub60_fu_227_p2 SOURCE {} VARIABLE sub60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub63_fu_233_p2 SOURCE {} VARIABLE sub63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub66_fu_239_p2 SOURCE {} VARIABLE sub66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_247_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE icmp_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_252_p2 SOURCE ../kernel/Compute.cpp:54 VARIABLE add_ln54 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp61_fu_258_p2 SOURCE {} VARIABLE cmp61 LOOP OuterTile_N BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_275_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE icmp_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_280_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE add_ln56 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp64_fu_290_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE cmp64 LOOP OuterTile_M BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_299_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE icmp_ln60 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_32_fu_304_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE k_32 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond90_fu_314_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond90 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp111_fu_323_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp111 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp67_fu_330_p2 SOURCE ../kernel/Compute.cpp:60 VARIABLE cmp67 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_fu_335_p3 SOURCE ../kernel/Compute.cpp:60 VARIABLE cond LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp1_fu_344_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE tmp1 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME brmerge282_fu_349_p2 SOURCE ../kernel/Compute.cpp:56 VARIABLE brmerge282 LOOP Collapse_K BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 40 BRAM 15 URAM 0}} ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln333_fu_175_p2 SOURCE ../kernel/Memory.cpp:333 VARIABLE icmp_ln333 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_fu_183_p2 SOURCE ../kernel/Memory.cpp:333 VARIABLE add_ln333 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln335_fu_189_p2 SOURCE ../kernel/Memory.cpp:335 VARIABLE icmp_ln335 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln333_fu_194_p2 SOURCE ../kernel/Memory.cpp:333 VARIABLE xor_ln333 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln339_fu_200_p2 SOURCE ../kernel/Memory.cpp:339 VARIABLE icmp_ln339 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln333_fu_206_p2 SOURCE ../kernel/Memory.cpp:333 VARIABLE and_ln333 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln335_fu_212_p2 SOURCE ../kernel/Memory.cpp:335 VARIABLE or_ln335 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln335_fu_274_p3 SOURCE ../kernel/Memory.cpp:335 VARIABLE select_ln335 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln335_1_fu_218_p3 SOURCE ../kernel/Memory.cpp:335 VARIABLE select_ln335_1 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_fu_296_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln183_fu_302_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE xor_ln183 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln183_fu_308_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE and_ln183 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_1_fu_318_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_1 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln183_fu_324_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE or_ln183 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_2_fu_351_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_2 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln183_1_fu_357_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE xor_ln183_1 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln183_1_fu_363_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE and_ln183_1 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_3_fu_373_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_3 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln183_7_fu_379_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE or_ln183_7 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_4_fu_406_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_4 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln183_2_fu_412_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE xor_ln183_2 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln183_2_fu_418_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE and_ln183_2 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_5_fu_428_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_5 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln183_8_fu_434_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE or_ln183_8 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_6_fu_461_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_6 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln183_3_fu_467_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE xor_ln183_3 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln183_3_fu_473_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE and_ln183_3 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_7_fu_483_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_7 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln183_9_fu_489_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE or_ln183_9 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_8_fu_516_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_8 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln183_4_fu_522_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE xor_ln183_4 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln183_4_fu_528_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE and_ln183_4 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_9_fu_538_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_9 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln183_10_fu_544_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE or_ln183_10 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_10_fu_571_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_10 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln183_5_fu_577_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE xor_ln183_5 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln183_5_fu_583_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE and_ln183_5 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_11_fu_593_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_11 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln183_11_fu_599_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE or_ln183_11 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_12_fu_626_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_12 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln183_6_fu_632_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE xor_ln183_6 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln183_6_fu_638_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE and_ln183_6 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_13_fu_648_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_13 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln183_12_fu_654_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE or_ln183_12 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_14_fu_681_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_14 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln183_7_fu_687_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE xor_ln183_7 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln183_7_fu_693_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE and_ln183_7 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln183_15_fu_703_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE shl_ln183_15 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln183_13_fu_709_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183 VARIABLE or_ln183_13 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln348_fu_230_p2 SOURCE ../kernel/Memory.cpp:348 VARIABLE icmp_ln348 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_236_p2 SOURCE ../kernel/Memory.cpp:339 VARIABLE j_1 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_fu_242_p2 SOURCE ../kernel/Memory.cpp:335 VARIABLE add_ln335 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln335_2_fu_248_p3 SOURCE ../kernel/Memory.cpp:335 VARIABLE select_ln335_2 LOOP ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} ConvertWidthC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_103_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i2_fu_123_p2 SOURCE {} VARIABLE sub_i2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_30ns_63_1_1_U1718 SOURCE {} VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln368_fu_262_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE icmp_ln368 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_273_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE add_ln368 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln370_fu_279_p2 SOURCE ../kernel/Memory.cpp:370 VARIABLE icmp_ln370 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln368_fu_445_p3 SOURCE ../kernel/Memory.cpp:368 VARIABLE select_ln368 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln368_fu_284_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE xor_ln368 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln374_fu_290_p2 SOURCE ../kernel/Memory.cpp:374 VARIABLE icmp_ln374 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln368_fu_296_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE and_ln368 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln372_fu_302_p2 SOURCE ../kernel/Memory.cpp:372 VARIABLE icmp_ln372 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln368_1_fu_308_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE and_ln368_1 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_1_fu_452_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE add_ln368_1 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln368_1_fu_458_p3 SOURCE ../kernel/Memory.cpp:368 VARIABLE select_ln368_1 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln370_fu_465_p2 SOURCE ../kernel/Memory.cpp:370 VARIABLE add_ln370 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_143_fu_314_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE empty_143 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n1_mid26_fu_320_p3 SOURCE ../kernel/Memory.cpp:368 VARIABLE n1_mid26 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten_not_fu_328_p2 SOURCE ../kernel/Memory.cpp:372 VARIABLE exitcond_flatten_not LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten_mid234_fu_334_p2 SOURCE ../kernel/Memory.cpp:370 VARIABLE not_exitcond_flatten_mid234 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln374_mid211_fu_340_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE icmp_ln374_mid211 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln370_fu_471_p3 SOURCE ../kernel/Memory.cpp:370 VARIABLE select_ln370 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_fu_346_p2 SOURCE ../kernel/Memory.cpp:372 VARIABLE add_ln372 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_144_fu_352_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE empty_144 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_145_fu_358_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE empty_145 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m1m_mid2_fu_364_p3 SOURCE ../kernel/Memory.cpp:368 VARIABLE m1m_mid2 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln372_fu_372_p3 SOURCE ../kernel/Memory.cpp:372 VARIABLE select_ln372 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_505_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE add LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp18_fu_512_p2 SOURCE ../kernel/Memory.cpp:368 VARIABLE cmp18 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U1726 SOURCE ../kernel/Memory.cpp:368 VARIABLE mul3_i LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_fu_520_p2 SOURCE ../kernel/Memory.cpp:379 VARIABLE add_ln379 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln379_fu_526_p2 SOURCE ../kernel/Memory.cpp:379 VARIABLE icmp_ln379 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_535_p2 SOURCE ../kernel/Memory.cpp:50 VARIABLE add_ln50 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_553_p2 SOURCE /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150 VARIABLE add_ln150 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_380_p2 SOURCE ../kernel/Memory.cpp:374 VARIABLE add_ln374 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_1_fu_386_p2 SOURCE ../kernel/Memory.cpp:372 VARIABLE add_ln372_1 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln372_1_fu_392_p3 SOURCE ../kernel/Memory.cpp:372 VARIABLE select_ln372_1 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln370_1_fu_400_p2 SOURCE ../kernel/Memory.cpp:370 VARIABLE add_ln370_1 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln370_1_fu_406_p3 SOURCE ../kernel/Memory.cpp:370 VARIABLE select_ln370_1 LOOP WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} WriteC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_104_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i3_fu_124_p2 SOURCE {} VARIABLE sub_i3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24ns_38ns_61_1_1_U1735 SOURCE {} VARIABLE bound17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} MatrixMultiplicationKernel {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME c_c_U SOURCE ../kernel/Top.cpp:27 VARIABLE c_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 7 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_0_U SOURCE :0 VARIABLE aSplit_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_1_U SOURCE :0 VARIABLE aSplit_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_2_U SOURCE :0 VARIABLE aSplit_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_3_U SOURCE :0 VARIABLE aSplit_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_4_U SOURCE :0 VARIABLE aSplit_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_5_U SOURCE :0 VARIABLE aSplit_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_6_U SOURCE :0 VARIABLE aSplit_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_7_U SOURCE :0 VARIABLE aSplit_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_8_U SOURCE :0 VARIABLE aSplit_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_9_U SOURCE :0 VARIABLE aSplit_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_10_U SOURCE :0 VARIABLE aSplit_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_11_U SOURCE :0 VARIABLE aSplit_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_12_U SOURCE :0 VARIABLE aSplit_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_13_U SOURCE :0 VARIABLE aSplit_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_14_U SOURCE :0 VARIABLE aSplit_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aSplit_15_U SOURCE :0 VARIABLE aSplit_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1024 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_n_c5_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_n_c5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_k_c8_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_k_c8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_m_c13_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_m_c13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_0_U SOURCE :0 VARIABLE aPipes_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bMemory_U SOURCE ../kernel/Top.cpp:48 VARIABLE bMemory LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_n_c4_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_n_c4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_k_c7_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_k_c7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_m_c12_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_m_c12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bFeed_U SOURCE ../kernel/Top.cpp:86 VARIABLE bFeed LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_n_c3_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_n_c3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_k_c6_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_k_c6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_m_c11_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_m_c11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_0_U SOURCE :0 VARIABLE bPipes_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_1_U SOURCE :0 VARIABLE aPipes_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_1_U SOURCE :0 VARIABLE bPipes_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_0_U SOURCE :0 VARIABLE cPipes_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_1_U SOURCE :0 VARIABLE cPipes_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_n_c1_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_n_c1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_m_c9_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_m_c9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_2_U SOURCE :0 VARIABLE aPipes_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_2_U SOURCE :0 VARIABLE bPipes_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_2_U SOURCE :0 VARIABLE cPipes_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_3_U SOURCE :0 VARIABLE aPipes_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_3_U SOURCE :0 VARIABLE bPipes_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_3_U SOURCE :0 VARIABLE cPipes_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_4_U SOURCE :0 VARIABLE aPipes_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_4_U SOURCE :0 VARIABLE bPipes_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_4_U SOURCE :0 VARIABLE cPipes_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_5_U SOURCE :0 VARIABLE aPipes_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_5_U SOURCE :0 VARIABLE bPipes_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_5_U SOURCE :0 VARIABLE cPipes_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_6_U SOURCE :0 VARIABLE aPipes_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_6_U SOURCE :0 VARIABLE bPipes_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_6_U SOURCE :0 VARIABLE cPipes_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_7_U SOURCE :0 VARIABLE aPipes_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_7_U SOURCE :0 VARIABLE bPipes_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_7_U SOURCE :0 VARIABLE cPipes_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_8_U SOURCE :0 VARIABLE aPipes_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_8_U SOURCE :0 VARIABLE bPipes_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_8_U SOURCE :0 VARIABLE cPipes_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_9_U SOURCE :0 VARIABLE aPipes_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_9_U SOURCE :0 VARIABLE bPipes_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_9_U SOURCE :0 VARIABLE cPipes_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_10_U SOURCE :0 VARIABLE aPipes_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_10_U SOURCE :0 VARIABLE bPipes_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_10_U SOURCE :0 VARIABLE cPipes_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_11_U SOURCE :0 VARIABLE aPipes_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_11_U SOURCE :0 VARIABLE bPipes_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_11_U SOURCE :0 VARIABLE cPipes_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_12_U SOURCE :0 VARIABLE aPipes_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_12_U SOURCE :0 VARIABLE bPipes_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_12_U SOURCE :0 VARIABLE cPipes_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_13_U SOURCE :0 VARIABLE aPipes_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_13_U SOURCE :0 VARIABLE bPipes_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_13_U SOURCE :0 VARIABLE cPipes_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_14_U SOURCE :0 VARIABLE aPipes_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_14_U SOURCE :0 VARIABLE bPipes_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_14_U SOURCE :0 VARIABLE cPipes_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_15_U SOURCE :0 VARIABLE aPipes_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_15_U SOURCE :0 VARIABLE bPipes_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_15_U SOURCE :0 VARIABLE cPipes_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_16_U SOURCE :0 VARIABLE aPipes_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_16_U SOURCE :0 VARIABLE bPipes_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_16_U SOURCE :0 VARIABLE cPipes_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_17_U SOURCE :0 VARIABLE aPipes_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_17_U SOURCE :0 VARIABLE bPipes_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_17_U SOURCE :0 VARIABLE cPipes_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_18_U SOURCE :0 VARIABLE aPipes_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_18_U SOURCE :0 VARIABLE bPipes_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_18_U SOURCE :0 VARIABLE cPipes_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_19_U SOURCE :0 VARIABLE aPipes_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_19_U SOURCE :0 VARIABLE bPipes_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_19_U SOURCE :0 VARIABLE cPipes_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_20_U SOURCE :0 VARIABLE aPipes_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_20_U SOURCE :0 VARIABLE bPipes_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_20_U SOURCE :0 VARIABLE cPipes_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_21_U SOURCE :0 VARIABLE aPipes_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_21_U SOURCE :0 VARIABLE bPipes_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_21_U SOURCE :0 VARIABLE cPipes_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_22_U SOURCE :0 VARIABLE aPipes_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_22_U SOURCE :0 VARIABLE bPipes_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_22_U SOURCE :0 VARIABLE cPipes_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_23_U SOURCE :0 VARIABLE aPipes_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_23_U SOURCE :0 VARIABLE bPipes_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_23_U SOURCE :0 VARIABLE cPipes_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_24_U SOURCE :0 VARIABLE aPipes_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_24_U SOURCE :0 VARIABLE bPipes_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_24_U SOURCE :0 VARIABLE cPipes_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_25_U SOURCE :0 VARIABLE aPipes_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_25_U SOURCE :0 VARIABLE bPipes_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_25_U SOURCE :0 VARIABLE cPipes_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_26_U SOURCE :0 VARIABLE aPipes_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_26_U SOURCE :0 VARIABLE bPipes_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_26_U SOURCE :0 VARIABLE cPipes_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_27_U SOURCE :0 VARIABLE aPipes_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_27_U SOURCE :0 VARIABLE bPipes_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_27_U SOURCE :0 VARIABLE cPipes_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_28_U SOURCE :0 VARIABLE aPipes_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_28_U SOURCE :0 VARIABLE bPipes_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_28_U SOURCE :0 VARIABLE cPipes_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_29_U SOURCE :0 VARIABLE aPipes_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_29_U SOURCE :0 VARIABLE bPipes_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_29_U SOURCE :0 VARIABLE cPipes_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_30_U SOURCE :0 VARIABLE aPipes_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_30_U SOURCE :0 VARIABLE bPipes_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_30_U SOURCE :0 VARIABLE cPipes_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME aPipes_31_U SOURCE :0 VARIABLE aPipes_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPipes_31_U SOURCE :0 VARIABLE bPipes_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cPipes_31_U SOURCE :0 VARIABLE cPipes_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_n_c2_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_n_c2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_k_c_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_k_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_m_c10_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_m_c10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cMemory_U SOURCE ../kernel/Top.cpp:109 VARIABLE cMemory LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_n_c_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_n_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME size_m_c_U SOURCE ../kernel/Top.cpp:27 VARIABLE size_m_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 1323 BRAM 579 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 39.5 seconds. CPU system time: 0.18 seconds. Elapsed time: 39.72 seconds; current allocated memory: 3.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for MatrixMultiplicationKernel.
INFO: [VLOG 209-307] Generating Verilog RTL for MatrixMultiplicationKernel.
Execute         syn_report -model MatrixMultiplicationKernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 199.82 sec.
Command     csynth_design done; 245.4 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:04:05; Allocated memory: 2.785 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.32 sec.
