Real time: Nov/25/2014 06:14:12

Profiler Stats
--------------
Elapsed_time_in_seconds: 16994
Elapsed_time_in_minutes: 283.233
Elapsed_time_in_hours: 4.72056
Elapsed_time_in_days: 0.19669

Virtual_time_in_seconds: 16962
Virtual_time_in_minutes: 282.7
Virtual_time_in_hours:   4.71166
Virtual_time_in_days:    4.71166

Ruby_current_time: 122089589
Ruby_start_time: 1
Ruby_cycles: 122089588

mbytes_resident: 3228.81
mbytes_total: 3273.84
resident_ratio: 0.986247

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.2209e+08 [ 1.2209e+08 1.2209e+08 1.2209e+08 1.2209e+08 1.2209e+08 1.2209e+08 1.2209e+08 1.2209e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 95957
  L1D_cache_total_misses: 95725	(99.7582%)
  L1D_cache_total_demand_misses: 95725
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 95725
  L1D_cache_misses_per_instruction: 95725
  L1D_cache_instructions_per_misses: 1.04466e-05

  L1D_cache_request_type_LD:   51751	(53.9314)%
  L1D_cache_request_type_ST:   44206	(46.0686)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 95957 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 95957 ]

  L1D_cache_miss_type_LD:   51624	(53.9295)%
  L1D_cache_miss_type_ST:   44101	(46.0705)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 21219043
  L1T_cache_total_misses: 3199450	(15.0782%)
  L1T_cache_total_demand_misses: 3199450
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 3.19945e+06
  L1T_cache_misses_per_instruction: 3.19945e+06
  L1T_cache_instructions_per_misses: 3.12554e-07

  L1T_cache_request_type_LD:   15027215	(70.8195)%
  L1T_cache_request_type_ST:   6191828	(29.1805)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 21219043 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 21219043 ]

  L1T_cache_miss_type_LD:   1695753	(53.0014)%
  L1T_cache_miss_type_ST:   1503697	(46.9986)%

L2_cache cache stats: 
  L2_cache_total_requests: 161628
  L2_cache_total_misses: 47620	(29.4627%)
  L2_cache_total_demand_misses: 47620
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 47620
  L2_cache_misses_per_instruction: 47620
  L2_cache_instructions_per_misses: 2.09996e-05

  L2_cache_request_type_LD:   51624	(31.94)%
  L2_cache_request_type_ST:   110004	(68.06)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 161628 average:     8 | standard deviation: 0 | 0 0 0 0 161628 ]

  L2_cache_miss_type_LD:   9575	(20.1071)%
  L2_cache_miss_type_ST:   38045	(79.8929)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 7887581
  L2T_cache_total_misses: 65903	(0.835529%)
  L2T_cache_total_demand_misses: 65903
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 65903
  L2T_cache_misses_per_instruction: 65903
  L2T_cache_instructions_per_misses: 1.51738e-05

  L2T_cache_request_type_LD:   1695753	(21.499)%
  L2T_cache_request_type_ST:   6191828	(78.501)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 7887581 average: 26.8402 | standard deviation: 9.85957 | 0 0 0 0 1695753 0 6191828 ]

  L2T_cache_miss_type_LD:   34073	(51.7017)%
  L2T_cache_miss_type_ST:   31830	(48.2983)%


TBE Queries: 8227786
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 84 count: 8227786 average: 1.97138 | standard deviation: 4.95561 | 4514318 3265095 313487 8592 4447 4403 4516 4821 5243 5784 6267 6665 4992 4158 4140 4456 4456 6171 5946 2870 2913 3320 3068 2925 2666 2446 2642 2983 2441 2114 2096 3552 2433 2580 1427 1695 1753 1556 1219 660 346 117 7 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 67 count: 21315000 average: 3.29864 | standard deviation: 2.09182 | 2041071 10770981 7227391 1225216 7390 1641 1594 1613 1677 1797 1996 2316 2134 1834 1838 1961 1913 1891 1989 1447 1132 1079 951 894 892 890 872 936 858 942 1528 2736 1499 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 941 count: 21315000 average: 15.2357 | standard deviation: 27.9217 | 13331685 2 3 6795450 1006161 20043 66 35323 360 312 302 279 327 281 37003 2536 425 676 1349 873 438 367 676 832 697 662 606 875 686 728 597 625 662 709 624 595 2861 746 7619 833 801 786 6307 2385 878 21301 1305 782 785 734 781 684 762 736 660 681 692 558 628 559 499 503 482 435 441 445 469 493 542 650 666 684 770 768 763 652 622 536 495 425 399 382 336 321 340 317 279 290 282 226 242 208 207 181 154 131 136 89 67 62 75 41 45 38 39 22 16 16 9 2 2 4 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 661 count: 15078966 average: 7.58166 | standard deviation: 13.2599 | 15064911 3351 10345 276 82 1 0 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 941 count: 6236034 average: 33.7434 | standard deviation: 41.8979 | 6165222 7761 38849 9903 9339 4294 663 3 0 0 ]
miss_latency_L1Cache: [binsize: 4 max: 661 count: 51598 average: 121.574 | standard deviation: 101.664 | 0 0 0 0 0 0 0 0 0 0 48 39 17 4 5 35127 134 74 75 69 94 88 75 90 81 90 50 87 84 73 122 1342 148 147 135 370 369 213 139 99 76 57 33 37 85 47 37 20 35 73 55 41 29 88 126 91 70 37 67 81 52 47 64 79 68 54 56 49 52 51 56 55 2269 49 54 49 46 6997 63 49 48 39 27 28 24 29 14 14 16 13 11 12 4 12 10 9 5 7 8 8 18 10 10 10 16 17 10 10 13 9 9 5 5 2 3 3 1 7 2 6 5 8 5 14 30 8 4 5 4 0 2 5 4 4 3 9 10 7 5 7 2 6 7 3 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
miss_latency_NULL: [binsize: 8 max: 941 count: 21263402 average: 14.9776 | standard deviation: 26.9987 | 13331685 2 3 6795450 1006161 19956 45 191 152 168 120 114 156 144 36846 1072 130 171 767 635 305 297 544 775 589 566 489 658 579 580 498 482 540 604 521 484 543 643 576 721 714 731 6254 2357 849 21278 1289 763 773 718 753 664 729 716 638 667 685 552 620 551 486 484 444 426 437 438 461 481 525 638 658 674 768 766 763 652 622 536 495 425 399 382 335 321 340 317 279 290 282 226 242 208 207 181 154 131 136 89 67 62 75 41 45 38 39 22 16 16 9 2 2 4 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 67 count: 21315000 average: 3.29864 | standard deviation: 2.09182 | 2041071 10770981 7227391 1225216 7390 1641 1594 1613 1677 1797 1996 2316 2134 1834 1838 1961 1913 1891 1989 1447 1132 1079 951 894 892 890 872 936 858 942 1528 2736 1499 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average: 3.48364 | standard deviation: 1.66435 | 0 43 44 45 69 34 34 6 ]
Sequencer_1: [binsize: 2 max: 67 count: 95682 average: 16.6754 | standard deviation: 20.0602 | 45352 2653 1615 1589 1591 1580 1592 1611 1675 1795 1996 2316 2134 1834 1838 1961 1913 1891 1989 1447 1132 1079 951 894 892 890 872 936 858 942 1528 2736 1499 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 9 count: 8819785 average: 3.505 | standard deviation: 1.29215 | 0 373636 1452536 3073645 2049773 1094592 689157 84863 1569 14 ]
SequencerACC_1: [binsize: 1 max: 19 count: 101750 average: 1.00204 | standard deviation: 0.14943 | 0 101712 16 4 1 1 1 2 1 1 1 2 1 1 1 1 1 1 1 1 ]
SequencerACC_2: [binsize: 1 max: 4 count: 102010 average: 1.00548 | standard deviation: 0.0769483 | 0 101470 526 9 5 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12195498 average: 3.08279 | standard deviation: 1.30903 | 0 1418858 2918470 3323033 2818967 1262334 397755 51809 4015 199 52 6 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 567 count: 693263 average: 45.2174 | standard deviation: 56.363 | 1436 501453 63854 26627 16044 14045 10656 9247 8816 7541 5446 3941 3248 2590 2025 1741 1743 1725 1605 1642 1537 1532 1275 1114 860 612 379 226 142 85 37 20 6 6 6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 567 count: 271437 average: 49.8853 | standard deviation: 71.469 | 464 188528 35914 10956 3508 2794 2542 2577 2423 2294 2166 1734 1294 1069 900 829 845 917 1085 1323 1361 1434 1201 1058 818 590 348 207 128 74 31 11 5 6 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 556 count: 421826 average: 42.2137 | standard deviation: 43.717 | 972 312925 27940 15671 12536 11251 8114 6670 6393 5247 3280 2207 1954 1521 1125 912 898 808 520 319 176 98 74 56 42 22 31 19 14 11 6 9 1 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 25 count: 24 average: 20.6667 | standard deviation: 2.43168 | 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 21 0 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 567 count: 271413 average: 49.8879 | standard deviation: 71.4716 | 463 188505 35914 10956 3508 2794 2542 2577 2423 2294 2166 1734 1294 1069 900 829 845 917 1085 1323 1361 1434 1201 1058 818 590 348 207 128 74 31 11 5 6 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 16533
system_time: 428
page_reclaims: 826791
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1568

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 238100
L2_TO_L2T_MSG = 35277
L2_DATA_GX = 61585
L2T_TO_L1T_DATA = 6783012
L1_DATA_GX = 5
L2_TO_L2T_ACK = 35281
L2T_TO_L1T_MSG = 6191828
L2_DATA_S = 417025
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 12767
L1_MSG = 0
L2_COHMSG_FWD = 20
L1_DATA_F = 10
L1_DATA_PX = 576505
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 24767312
L2_MSG = 0
L2_COHMSG_INV = 4
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 95680
L2_ATOMIC = 0
L2_TO_L2T_DATA = 329515
L1_DATA = 0
L1_COHMSG = 326146
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 1695753
----------------------
total_flits_messages = 41565825
----------------------

DMA = 257990
DATA_GX_OW = 176404
DATA_PX_C = 461204
DATA_PX_D = 115301
DATA_GX_C = 44101
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average: 2.22545 | standard deviation: 1.12535 | 0 97 71 55 52 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:95682 full:0 size:[binsize: 2 max: 64 count: 95682 average: 11.5509 | standard deviation: 16.437 | 50204 6340 2895 2149 1966 1899 1855 1833 1799 1773 1709 1596 1493 1443 1408 1408 1408 1407 1267 893 754 754 754 753 753 752 752 746 689 641 636 636 317 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=8363089 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406654 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407723 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=17285599 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=1095684 [L2TCache]=0 [L2Cache]=3114 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=8500757 [L2TCache]=0 [L2Cache]=224 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=2150178 [L2TCache]=0 [L2Cache]=91587 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=1228221 [L2TCache]=0 [L2Cache]=201702 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=7267 [L2Cache]=0 [L1Cache]=11602 [Directory]=5 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=333 [L2Cache]=0 [L1Cache]=7369 [Directory]=49 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=140007 [L2Cache]=0 [L1Cache]=216312 [Directory]=19912 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=252377 [L2Cache]=0 [L1Cache]=339031 [Directory]=27654 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=87 [L2Cache]=96 [L1Cache]=15 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=2 [L2Cache]=618696 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59515 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59535 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.010847 flits/cycle
total_flits_on_link = 87404059
-------------
Total VC Load [0] = 641976 flits
Total VC Load [1] = 605270 flits
Total VC Load [2] = 567043 flits
Total VC Load [3] = 538865 flits
Total VC Load [4] = 37611 flits
Total VC Load [5] = 36188 flits
Total VC Load [6] = 34724 flits
Total VC Load [7] = 32679 flits
Total VC Load [8] = 41661 flits
Total VC Load [9] = 41677 flits
Total VC Load [10] = 41663 flits
Total VC Load [11] = 41669 flits
Total VC Load [12] = 1330612 flits
Total VC Load [13] = 1328237 flits
Total VC Load [14] = 1288852 flits
Total VC Load [15] = 1275415 flits
Total VC Load [16] = 161745 flits
Total VC Load [17] = 161250 flits
Total VC Load [18] = 160705 flits
Total VC Load [19] = 160407 flits
Total VC Load [20] = 13230086 flits
Total VC Load [21] = 13242942 flits
Total VC Load [22] = 13238733 flits
Total VC Load [23] = 13214369 flits
Total VC Load [24] = 6483634 flits
Total VC Load [25] = 6493116 flits
Total VC Load [26] = 6485092 flits
Total VC Load [27] = 6487838 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00525824 flits/cycle 
Average VC Load [1] = 0.00495759 flits/cycle 
Average VC Load [2] = 0.00464448 flits/cycle 
Average VC Load [3] = 0.00441369 flits/cycle 
Average VC Load [4] = 0.000308061 flits/cycle 
Average VC Load [5] = 0.000296405 flits/cycle 
Average VC Load [6] = 0.000284414 flits/cycle 
Average VC Load [7] = 0.000267664 flits/cycle 
Average VC Load [8] = 0.000341233 flits/cycle 
Average VC Load [9] = 0.000341364 flits/cycle 
Average VC Load [10] = 0.000341249 flits/cycle 
Average VC Load [11] = 0.000341299 flits/cycle 
Average VC Load [12] = 0.0108987 flits/cycle 
Average VC Load [13] = 0.0108792 flits/cycle 
Average VC Load [14] = 0.0105566 flits/cycle 
Average VC Load [15] = 0.0104466 flits/cycle 
Average VC Load [16] = 0.00132481 flits/cycle 
Average VC Load [17] = 0.00132075 flits/cycle 
Average VC Load [18] = 0.00131629 flits/cycle 
Average VC Load [19] = 0.00131385 flits/cycle 
Average VC Load [20] = 0.108364 flits/cycle 
Average VC Load [21] = 0.108469 flits/cycle 
Average VC Load [22] = 0.108435 flits/cycle 
Average VC Load [23] = 0.108235 flits/cycle 
Average VC Load [24] = 0.0531055 flits/cycle 
Average VC Load [25] = 0.0531832 flits/cycle 
Average VC Load [26] = 0.0531175 flits/cycle 
Average VC Load [27] = 0.05314 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.75789
-------------
Dynamic_Link_Power = 0.079328
Static_Link_Power = 0.733365
Total_Link_Power = 0.812693
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00347782, Crossbar: 0.00626323, VC allocator: 0.00068337, SW allocator: 0.00195792, Clock: 0.153216, Total: 0.165598
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70451
Dynamic_Router_Power = 0.165598
Static_Router_Power = 1.53891
Total_Router_Power = 1.70451
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.244926
Total_Static_Power = 2.27227
Total_Power = 2.5172
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  15027215
L1_WThru  6191828
L1_Atomic  0
L1_Replacement  33141
Data  0
Data_Done  1695753
Ack  0
Ack_Done  6191828
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  1695753
I  L1_WThru  1503697
I  L1_Atomic  0 <-- 
I  L1_Replacement  32578

S  Load  13331462
S  L1_WThru  4688131
S  L1_Atomic  0 <-- 
S  L1_Replacement  563

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  1695753

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1693341
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  4498487

 --- L2TCache ---
 - Event Counts -
L1_GETS  1695753
L1_Write  1503697
L1_Upgrade_T  4590867
L1_Upgrade_NT  97264
L2_Atomic  0
L2_Expire  38
L2_Replacement  0
L2_Replacement_clean  0
Data  1
Data_all_Acks  65902
Ack  3
Ack_all  1
WB_Ack  35277
Fwd_GETX  31783
Fwd_GETS  3494
Inv  0

 - Transitions -
NP  L1_GETS  34073
NP  L1_Write  31830
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  1661520
E  L1_Write  1471867
E  L1_Upgrade_NT  97264
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  31783
E  Fwd_GETS  3456
E  Inv  0 <-- 

S  L1_GETS  160
S  L1_Upgrade_T  4590867
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  38
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  1
IS  Data_all_Acks  34072
IS  Ack  3
IS  Ack_all  1

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  31830
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  38
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  35277
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  51624
L1_GETX  110004
L1_UPGRADE  0
L1_PUTX  95691
L1_PUTX_old  2420
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  47620
WB_Data  2
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  2
Unblock_Cancel  0
Exclusive_Unblock  161625
PUTX_ACC  2891
DATA_ACC  32386

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  9575
NP  L1_GETX  38045
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  38553
M  L1_GETX  40156
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  3496
MT  L1_GETX  31801
MT  L1_PUTX  95680
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  9575

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  38045

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  2

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  11
MT_MB  L1_PUTX_old  2420
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  161623
MT_MB  PUTX_ACC  55
MT_MB  DATA_ACC  31728

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  2
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  2836
MT_IIB  DATA_ACC  658

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  2

 --- L1Cache ---
 - Event Counts -
Load  64389
Ifetch  0
Store  50241
Inv  4
L1_Replacement  0
Force_L1_Replacement  191360
Fwd_GETX  18
Fwd_GETS  2
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  83405
DataS_fromL1  2
Data_all_Acks  12318
Ack  0
Ack_all  0
WB_Ack  95680

 - Transitions -
NP  Load  51614
NP  Ifetch  0 <-- 
NP  Store  44096
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  10
I  Ifetch  0 <-- 
I  Store  5
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  4
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  39
E  Ifetch  0 <-- 
E  Store  9
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Force_L1_Replacement  51596
E  Fwd_GETX  6
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  88
M  Ifetch  0 <-- 
M  Store  96
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Force_L1_Replacement  44084
M  Fwd_GETX  12
M  Fwd_GETS  1
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  51622
IS  DataS_fromL1  2
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  31783
IM  Data_all_Acks  12318
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  12638
M_I  Ifetch  0 <-- 
M_I  Store  6035
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  95680
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  95680

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  47620
Data  0

 - Transitions -
I  Fetch  47620
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:2450143 full:0 size:[binsize: 1 max: 7 count: 2450143 average: 1.18643 | standard deviation: 0.499228 | 0 2085236 292779 58672 8511 3851 842 252 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101749 full:0 size:[binsize: 1 max: 18 count: 101749 average: 1.00165 | standard deviation: 0.139569 | 0 101730 2 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:102008 full:0 size:[binsize: 1 max: 3 count: 102008 average: 1.00008 | standard deviation: 0.0108462 | 0 102002 4 2 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:5233681 full:0 size:[binsize: 1 max: 8 count: 5233681 average: 1.15853 | standard deviation: 0.403756 | 0 4475954 690705 62640 3823 551 6 1 1 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:2450143 full:0 size:[binsize: 1 max: 2 count: 2450143 average: 1.02079 | standard deviation: 0.142681 | 0 2399205 50938 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101749 full:0 size:[binsize: 1 max: 1 count: 101749 average:     1 | standard deviation: 0 | 0 101749 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:102008 full:0 size:[binsize: 1 max: 2 count: 102008 average: 1.00002 | standard deviation: 0.00442792 | 0 102006 2 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:5233681 full:0 size:[binsize: 1 max: 2 count: 5233681 average: 1.02891 | standard deviation: 0.167543 | 0 5082395 151286 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:273921 full:0 size:[binsize: 1 max: 2 count: 273921 average: 1.01587 | standard deviation: 0.124985 | 0 269574 4347 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:6175610 full:0 size:[binsize: 1 max: 4 count: 6175610 average: 1.15681 | standard deviation: 0.386527 | 0 5259662 864101 51243 604 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:826863 full:0 size:[binsize: 1 max: 3 count: 826863 average: 1.02521 | standard deviation: 0.156937 | 0 806039 20802 22 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:611187 full:0 size:[binsize: 1 max: 4 count: 611187 average: 1.04922 | standard deviation: 0.220073 | 0 581589 29132 449 17 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:273921 full:0 size:[binsize: 1 max: 2 count: 273921 average: 1.00689 | standard deviation: 0.0827128 | 0 272035 1886 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:6175610 full:0 size:[binsize: 1 max: 3 count: 6175610 average: 1.02373 | standard deviation: 0.152213 | 0 6029081 146519 10 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:826863 full:0 size:[binsize: 1 max: 4 count: 826863 average: 1.00092 | standard deviation: 0.0305359 | 0 826109 750 3 1 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:611187 full:0 size:[binsize: 1 max: 2 count: 611187 average: 1.01986 | standard deviation: 0.139513 | 0 599051 12136 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:2075 full:0 size:[binsize: 1 max: 2 count: 2075 average: 1.26217 | standard deviation: 0.440259 | 0 1531 544 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:90 full:0 size:[binsize: 1 max: 8 count: 90 average: 1.65556 | standard deviation: 1.48778 | 0 64 16 3 1 1 1 3 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:25372 full:0 size:[binsize: 1 max: 3 count: 25372 average: 1.01502 | standard deviation: 0.122061 | 0 24992 379 1 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:41257 full:0 size:[binsize: 1 max: 2 count: 41257 average: 1.00095 | standard deviation: 0.030746 | 0 41218 39 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:13 full:0 size:[binsize: 1 max: 2 count: 13 average: 1.15385 | standard deviation: 0.408248 | 0 11 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:8414 full:0 size:[binsize: 1 max: 26 count: 8414 average: 8.44462 | standard deviation: 5.88258 | 0 849 862 682 614 394 349 401 377 385 427 404 378 380 362 344 292 243 180 137 125 82 74 49 16 7 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:23959 full:0 size:[binsize: 1 max: 40 count: 23959 average: 11.9859 | standard deviation: 9.92361 | 0 1933 1858 1594 1461 1053 1040 1165 1243 1076 955 881 948 920 756 509 404 377 338 323 288 244 258 271 299 289 282 307 324 318 324 307 327 310 278 272 222 113 64 21 7 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1039 full:0 size:[binsize: 1 max: 2 count: 1039 average: 1.05486 | standard deviation: 0.228086 | 0 982 57 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:69 full:0 size:[binsize: 1 max: 1 count: 69 average:     1 | standard deviation: 0 | 0 69 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:24145 full:0 size:[binsize: 1 max: 2 count: 24145 average: 1.00095 | standard deviation: 0.0308645 | 0 24122 23 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:40650 full:0 size:[binsize: 1 max: 1 count: 40650 average:     1 | standard deviation: 0 | 0 40650 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1036 full:0 size:[binsize: 1 max: 2 count: 1036 average: 1.03571 | standard deviation: 0.186501 | 0 999 37 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:34 full:0 size:[binsize: 1 max: 2 count: 34 average: 1.20588 | standard deviation: 0.426401 | 0 27 7 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:9641 full:0 size:[binsize: 1 max: 2 count: 9641 average: 1.24977 | standard deviation: 0.432953 | 0 7233 2408 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:24566 full:0 size:[binsize: 1 max: 2 count: 24566 average: 1.25067 | standard deviation: 0.433438 | 0 18408 6158 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:2075 full:0 size:[binsize: 1 max: 2 count: 2075 average: 1.0188 | standard deviation: 0.137129 | 0 2036 39 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:105 full:0 size:[binsize: 1 max: 1 count: 105 average:     1 | standard deviation: 0 | 0 105 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:33786 full:0 size:[binsize: 1 max: 2 count: 33786 average: 1.01554 | standard deviation: 0.123704 | 0 33261 525 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:65218 full:0 size:[binsize: 1 max: 2 count: 65218 average: 1.02231 | standard deviation: 0.147714 | 0 63763 1455 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 2 count: 5 average:   1.2 | standard deviation: 0.5 | 0 4 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:49 full:0 size:[binsize: 1 max: 3 count: 49 average: 1.44898 | standard deviation: 0.559017 | 0 28 20 1 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:19912 full:0 size:[binsize: 1 max: 4 count: 19912 average: 1.1479 | standard deviation: 0.449666 | 0 17647 1663 524 78 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:27654 full:0 size:[binsize: 1 max: 4 count: 27654 average: 1.19017 | standard deviation: 0.488356 | 0 23474 3190 901 89 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:1036 full:0 size:[binsize: 1 max: 2 count: 1036 average: 1.18919 | standard deviation: 0.391948 | 0 840 196 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:53 full:0 size:[binsize: 1 max: 5 count: 53 average: 1.58491 | standard deviation: 0.990338 | 0 35 10 4 3 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:9641 full:0 size:[binsize: 1 max: 22 count: 9641 average: 7.02821 | standard deviation: 6.09225 | 0 2416 1382 741 172 263 421 374 214 249 402 374 330 274 332 365 339 341 298 231 87 29 7 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:24569 full:0 size:[binsize: 1 max: 28 count: 24569 average: 5.68867 | standard deviation: 5.78577 | 0 6710 5126 1668 733 1039 1348 814 526 783 1220 942 700 417 291 259 193 210 232 222 225 244 193 180 176 75 35 6 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:5941 full:0 size:[binsize: 1 max: 4 count: 5941 average: 1.39017 | standard deviation: 0.642229 | 0 4033 1606 194 108 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:2516 full:0 size:[binsize: 1 max: 22 count: 2516 average: 6.06041 | standard deviation: 4.03439 | 0 438 236 232 238 103 105 139 174 215 235 159 117 84 22 3 3 3 3 2 1 2 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:105886 full:0 size:[binsize: 1 max: 11 count: 105886 average: 1.63665 | standard deviation: 1.13372 | 0 68394 22271 7079 4420 2054 939 438 178 83 26 4 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:178222 full:0 size:[binsize: 1 max: 33 count: 178222 average: 2.41469 | standard deviation: 2.14215 | 0 85531 42419 13545 10721 8086 6025 4492 3176 2062 1167 578 211 77 21 12 3 1 5 7 6 9 8 5 4 5 8 5 8 6 8 6 4 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:2973 full:0 size:[binsize: 1 max: 2 count: 2973 average: 1.02186 | standard deviation: 0.146746 | 0 2908 65 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:1300 full:0 size:[binsize: 1 max: 2 count: 1300 average: 1.20846 | standard deviation: 0.406832 | 0 1029 271 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:60198 full:0 size:[binsize: 1 max: 2 count: 60198 average: 1.03822 | standard deviation: 0.191779 | 0 57897 2301 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:97156 full:0 size:[binsize: 1 max: 2 count: 97156 average: 1.05923 | standard deviation: 0.236084 | 0 91401 5755 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:5941 full:0 size:[binsize: 1 max: 2 count: 5941 average: 1.07372 | standard deviation: 0.261439 | 0 5503 438 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:2521 full:0 size:[binsize: 1 max: 3 count: 2521 average: 1.27092 | standard deviation: 0.453382 | 0 1848 663 10 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:97472 full:0 size:[binsize: 1 max: 4 count: 97472 average: 1.06514 | standard deviation: 0.248561 | 0 91164 6269 37 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:154265 full:0 size:[binsize: 1 max: 5 count: 154265 average: 1.08926 | standard deviation: 0.287817 | 0 140601 13570 83 10 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:63 full:0 size:[binsize: 1 max: 2 count: 63 average: 1.01587 | standard deviation: 0.127 | 0 62 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:28326 full:0 size:[binsize: 1 max: 2 count: 28326 average: 1.03075 | standard deviation: 0.17272 | 0 27455 871 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:51614 full:0 size:[binsize: 1 max: 2 count: 51614 average: 1.04334 | standard deviation: 0.203671 | 0 49377 2237 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:43 full:0 size:[binsize: 1 max: 2 count: 43 average: 1.2093 | standard deviation: 0.436436 | 0 34 9 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:191362 full:0 size:[binsize: 2 max: 60 count: 191362 average: 8.52516 | standard deviation: 12.7696 | 104722 12454 8887 7413 5631 4754 4194 3815 3641 3402 3265 3149 2975 3137 3243 2694 1865 1200 1062 946 926 886 1074 1323 1036 748 689 641 636 636 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 2 count: 24 average: 1.16667 | standard deviation: 0.417029 | 0 20 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:43 full:0 size:[binsize: 1 max: 2 count: 43 average: 1.02326 | standard deviation: 0.154303 | 0 42 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:95682 full:0 size:[binsize: 1 max: 8 count: 95682 average: 1.10006 | standard deviation: 0.343521 | 0 87055 7906 593 75 25 15 9 4 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:22 full:0 size:[binsize: 1 max: 2 count: 22 average: 1.04545 | standard deviation: 0.218218 | 0 21 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:43 full:0 size:[binsize: 1 max: 2 count: 43 average: 1.02326 | standard deviation: 0.154303 | 0 42 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:191362 full:0 size:[binsize: 1 max: 2 count: 191362 average: 1.07539 | standard deviation: 0.264019 | 0 176936 14426 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 2 count: 11905 average: 1.00042 | standard deviation: 0.0204946 | 0 11900 5 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 2 count: 11903 average: 1.00025 | standard deviation: 0.0158763 | 0 11900 3 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 2 count: 11905 average: 1.00025 | standard deviation: 0.015875 | 0 11902 3 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 2 count: 11907 average: 1.0021 | standard deviation: 0.0458234 | 0 11882 25 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 16 count: 11905 average: 2.34523 | standard deviation: 2.90977 | 0 7483 2392 268 270 236 174 139 140 132 128 127 121 119 83 62 31 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 17 count: 11903 average: 2.43275 | standard deviation: 3.10598 | 0 7335 2541 258 259 199 155 129 126 134 131 135 137 126 83 62 62 31 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 16 count: 11905 average: 2.3055 | standard deviation: 2.87164 | 0 7495 2454 276 281 207 166 124 123 123 121 121 120 119 82 62 31 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 16 count: 11907 average: 2.36264 | standard deviation: 2.90529 | 0 7240 2664 267 262 207 175 137 144 137 134 126 120 120 81 62 31 ]
