INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.ip_user_files/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_processing_system7_0_0
INFO: [VRFC 10-311] analyzing module zynq_processing_system7_0_0_processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.ip_user_files/bd/zynq/sim/zynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sim/sim_1/behav/xsim/glbl.v:6]
