;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <2
	JMP 270, 60
	SUB @0, @2
	DJN @72, #200
	DJN @72, #200
	ADD #270, <1
	SUB @-127, 100
	JMN 0, <2
	SUB @-127, 100
	SUB #72, @200
	SPL 0, <402
	SUB @-127, 100
	JMP 270, 60
	CMP @-127, 100
	MOV 0, 402
	CMP 270, 60
	CMP 12, @10
	JMN -207, @-120
	SUB 0, 2
	SUB @-127, 100
	ADD -1, <-20
	ADD 270, 60
	JMN 0, <2
	CMP -207, <-120
	CMP @13, 0
	SUB @121, 103
	SPL -700, -603
	CMP -702, -11
	SUB 20, @12
	ADD 30, 9
	SUB 0, 2
	ADD 130, -3
	ADD 130, -3
	ADD 0, 1
	CMP -207, <-120
	JMP -12, #203
	ADD 130, 3
	ADD 130, 3
	ADD 130, 3
	SPL 0, 13
	ADD #270, <91
	JMN -207, @-120
	JMN -207, @-120
	CMP -207, <-120
	CMP -207, <-120
