<stg><name>TPG</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:6  %in_0_lincoeff_V_rea = call i24 @_ssdm_op_Read.ap_auto.i24P(i24* %in_0_lincoeff_V)

]]></Node>
<StgValue><ssdm name="in_0_lincoeff_V_rea"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:8  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %in_0_lincoeff_V_rea, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:9  %icmp = icmp eq i8 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader.preheader:10  %p_lincoeff_V_i = select i1 %icmp, i24 0, i24 %in_0_lincoeff_V_rea

]]></Node>
<StgValue><ssdm name="p_lincoeff_V_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="24">
<![CDATA[
.preheader.preheader:11  %base_V = trunc i24 %p_lincoeff_V_i to i12

]]></Node>
<StgValue><ssdm name="base_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:12  %shiftlin_V = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %p_lincoeff_V_i, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="shiftlin_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:13  %mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_lincoeff_V_i, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:5  %in_0_data_input_V_r = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %in_0_data_input_V)

]]></Node>
<StgValue><ssdm name="in_0_data_input_V_r"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="14">
<![CDATA[
.preheader.preheader:7  %uncorrectedADC_V = trunc i14 %in_0_data_input_V_r to i12

]]></Node>
<StgValue><ssdm name="uncorrectedADC_V"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="12">
<![CDATA[
.preheader.preheader:14  %lhs_V = zext i12 %uncorrectedADC_V to i13

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="12">
<![CDATA[
.preheader.preheader:15  %rhs_V = zext i12 %base_V to i13

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:16  %r_V = sub i13 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="21" op_0_bw="13">
<![CDATA[
.preheader.preheader:17  %lhs_V_1 = sext i13 %r_V to i21

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="21" op_0_bw="8">
<![CDATA[
.preheader.preheader:18  %rhs_V_1 = zext i8 %mult to i21

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:19  %r_V_1 = mul i21 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:20  %tmp_3_i_cast8 = zext i4 %shiftlin_V to i5

]]></Node>
<StgValue><ssdm name="tmp_3_i_cast8"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:21  %tmp_1_i = add i5 2, %tmp_3_i_cast8

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="21" op_0_bw="5">
<![CDATA[
.preheader.preheader:22  %tmp_1_i_cast = zext i5 %tmp_1_i to i21

]]></Node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:23  %tmp_2_i = ashr i21 %r_V_1, %tmp_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="21">
<![CDATA[
.preheader.preheader:24  %linearizerOutput_V = trunc i21 %tmp_2_i to i18

]]></Node>
<StgValue><ssdm name="linearizerOutput_V"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="18">
<![CDATA[
.preheader.preheader:25  %m_V = load i18* @reg_shift_reg_V_0_3, align 4

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="18">
<![CDATA[
.preheader.preheader:27  %reg_shift_reg_V_0_2_s = load i18* @reg_shift_reg_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="reg_shift_reg_V_0_2_s"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:28  store i18 %reg_shift_reg_V_0_2_s, i18* @reg_shift_reg_V_0_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
.preheader.preheader:39  %p_shl_i = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %m_V, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="23">
<![CDATA[
.preheader.preheader:40  %p_shl_i_cast = zext i23 %p_shl_i to i24

]]></Node>
<StgValue><ssdm name="p_shl_i_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:41  %p_neg_i = sub i24 0, %p_shl_i_cast

]]></Node>
<StgValue><ssdm name="p_neg_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader:42  %p_neg_i_cast = sext i24 %p_neg_i to i25

]]></Node>
<StgValue><ssdm name="p_neg_i_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
.preheader.preheader:43  %p_shl1_i = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %m_V, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="20">
<![CDATA[
.preheader.preheader:44  %p_shl1_i_cast = zext i20 %p_shl1_i to i25

]]></Node>
<StgValue><ssdm name="p_shl1_i_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader:45  %r_V_2 = sub i25 %p_neg_i_cast, %p_shl1_i_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:46  %tmp_13_i = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_2, i32 6, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="18">
<![CDATA[
.preheader.preheader:47  %lhs_V_4_i = zext i18 %reg_shift_reg_V_0_2_s to i25

]]></Node>
<StgValue><ssdm name="lhs_V_4_i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader:48  %r_V_4_i = mul i25 -35, %lhs_V_4_i

]]></Node>
<StgValue><ssdm name="r_V_4_i"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
.preheader.preheader:59  %p_shl6_i = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %linearizerOutput_V, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl6_i"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="23">
<![CDATA[
.preheader.preheader:60  %p_shl6_i_cast = zext i23 %p_shl6_i to i24

]]></Node>
<StgValue><ssdm name="p_shl6_i_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:61  %tmp_13 = shl i21 %tmp_2_i, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="21">
<![CDATA[
.preheader.preheader:62  %p_shl7_i_cast = zext i21 %tmp_13 to i24

]]></Node>
<StgValue><ssdm name="p_shl7_i_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:63  %r_V_4_3_i = sub i24 %p_shl6_i_cast, %p_shl7_i_cast

]]></Node>
<StgValue><ssdm name="r_V_4_3_i"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:64  %tmp_4 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_3_i, i32 6, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:69  %tmp_7 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_2, i32 6, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18">
<![CDATA[
.preheader.preheader:31  %reg_shift_reg_V_0_1_s = load i18* @reg_shift_reg_V_0_1, align 4

]]></Node>
<StgValue><ssdm name="reg_shift_reg_V_0_1_s"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:32  store i18 %reg_shift_reg_V_0_1_s, i18* @reg_shift_reg_V_0_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="18">
<![CDATA[
.preheader.preheader:35  %reg_shift_reg_V_0_0_s = load i18* @reg_shift_reg_V_0_0, align 4

]]></Node>
<StgValue><ssdm name="reg_shift_reg_V_0_0_s"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:36  store i18 %reg_shift_reg_V_0_0_s, i18* @reg_shift_reg_V_0_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:38  store i18 %linearizerOutput_V, i18* @reg_shift_reg_V_0_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:49  %mul_V_i = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_4_i, i32 6, i32 24)

]]></Node>
<StgValue><ssdm name="mul_V_i"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:50  %tmp_19_1_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %reg_shift_reg_V_0_1_s, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_19_1_i"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader:51  %tmp = zext i16 %tmp_19_1_i to i18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="16">
<![CDATA[
.preheader.preheader:52  %tmp_19_1_i_cast = zext i16 %tmp_19_1_i to i19

]]></Node>
<StgValue><ssdm name="tmp_19_1_i_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="18">
<![CDATA[
.preheader.preheader:53  %lhs_V_4_2_i_cast6 = zext i18 %reg_shift_reg_V_0_0_s to i24

]]></Node>
<StgValue><ssdm name="lhs_V_4_2_i_cast6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
.preheader.preheader:54  %p_shl8_i = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %reg_shift_reg_V_0_0_s, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8_i"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="23">
<![CDATA[
.preheader.preheader:55  %p_shl8_i_cast = zext i23 %p_shl8_i to i24

]]></Node>
<StgValue><ssdm name="p_shl8_i_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:56  %r_V_4_2_i = sub i24 %p_shl8_i_cast, %lhs_V_4_2_i_cast6

]]></Node>
<StgValue><ssdm name="r_V_4_2_i"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="18" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:57  %tmp_1 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_2_i, i32 6, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader:58  %tmp_2 = sext i18 %tmp_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader:65  %tmp_5 = sext i18 %tmp_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader:66  %tmp2 = add i19 %tmp_19_1_i_cast, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:67  %tmp_6 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_4_i, i32 6, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader:68  %tmp4 = add i19 %mul_V_i, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:70  %tmp_8 = add i18 %tmp_4, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader:71  %tmp3 = add i19 %tmp4, %tmp_13_i

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:72  %tmp_9 = add i18 %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:73  %tmp_s = add i18 %tmp_1, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader:74  %addconv_3_i = add i19 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="addconv_3_i"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:75  %addconv_3_i_cast = add i18 %tmp_s, %tmp_9

]]></Node>
<StgValue><ssdm name="addconv_3_i_cast"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
.preheader.preheader:76  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %addconv_3_i, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.preheader:77  %o_filOut_V = select i1 %tmp_14, i18 0, i18 %addconv_3_i_cast

]]></Node>
<StgValue><ssdm name="o_filOut_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_0_peakOut), !map !137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i18* %out_0_filOut_V), !map !143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_0_lincoeff_V), !map !147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i14* %in_0_data_input_V), !map !151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @TPG_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:26  %tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:29  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_9_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:30  %tmp_10_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_10_i)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:34  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:37  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_11_i)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="18">
<![CDATA[
.preheader.preheader:78  %reg_peak_reg_V_0_0_l = load i18* @reg_peak_reg_V_0_0, align 4

]]></Node>
<StgValue><ssdm name="reg_peak_reg_V_0_0_l"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:79  %tmp_17_i = icmp ugt i18 %reg_peak_reg_V_0_0_l, %o_filOut_V

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18">
<![CDATA[
.preheader.preheader:80  %reg_peak_reg_V_0_1_l = load i18* @reg_peak_reg_V_0_1, align 4

]]></Node>
<StgValue><ssdm name="reg_peak_reg_V_0_1_l"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:81  %tmp_18_i = icmp ugt i18 %reg_peak_reg_V_0_0_l, %reg_peak_reg_V_0_1_l

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:82  %agg_result_peakOut_w = and i1 %tmp_17_i, %tmp_18_i

]]></Node>
<StgValue><ssdm name="agg_result_peakOut_w"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:83  %tmp_20_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:84  store i18 %reg_peak_reg_V_0_0_l, i18* @reg_peak_reg_V_0_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:85  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_20_i)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader:86  store i18 %o_filOut_V, i18* @reg_peak_reg_V_0_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.preheader:87  call void @_ssdm_op_Write.ap_auto.i18P(i18* %out_0_filOut_V, i18 %o_filOut_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:88  call void @_ssdm_op_Write.ap_auto.i1P(i1* %out_0_peakOut, i1 %agg_result_peakOut_w)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
.preheader.preheader:89  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
