<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/myperiph.v<br>
/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/sdr_periph.v<br>
/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/Hilbert.v<br>
/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/NCO.v<br>
/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/pt8211_drive.v<br>
/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/SinCos.v<br>
/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/dds_ii.v<br>
/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/cic_filter.v<br>
/home/alberto/litex_venv/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Lite.v<br>
/home/alberto/socmel_1/litex-boards/litex_boards/targets/socmel_1/build/sipeed_tang_primer_20k_socmel_1/gateware/sipeed_tang_primer_20k_socmel_1.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 26 00:03:01 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>sipeed_tang_primer_20k_socmel_1</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 292.223MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 4s, Peak memory usage = 292.223MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 292.223MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 292.223MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 9s, Elapsed time = 0h 0m 10s, Peak memory usage = 292.223MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.357s, Elapsed time = 0h 0m 0.358s, Peak memory usage = 292.223MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.516s, Peak memory usage = 292.223MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.286s, Elapsed time = 0h 0m 0.354s, Peak memory usage = 292.223MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s, Peak memory usage = 292.223MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.81s, Elapsed time = 0h 0m 0.831s, Peak memory usage = 292.223MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 292.223MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 1m 17s, Elapsed time = 0h 1m 19s, Peak memory usage = 315.805MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 316.090MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 316.090MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 2m 5s, Elapsed time = 0h 2m 10s, Peak memory usage = 316.090MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>92</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>87</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_IBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>9761</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1047</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>2864</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>113</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1101</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1787</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2719</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>9895</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1455</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2811</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>5629</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>2811</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>2811</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>322</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>314</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>72</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>86</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES4_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>25</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU54D</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROMX9</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>14710(9967 LUT, 2811 ALU, 322 RAM16) / 20736</td>
<td>71%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>9761 / 16173</td>
<td>61%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>9761 / 16173</td>
<td>61%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>43 / 46</td>
<td>94%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk27_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>eth_clocks_ref_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>eth_clocks_ref_clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>sdr_periph/sdr_HP_BCK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sdr_periph/dac_clk_div_3_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000</td>
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000</td>
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000</td>
<td>0.000</td>
<td>10.417</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000</td>
<td>0.000</td>
<td>15.625</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD3 </td>
</tr>
<tr>
<td>8</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000</td>
<td>0.000</td>
<td>10.417</td>
<td>rPLL/CLKOUT</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>286.862(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>eth_clocks_ref_clk</td>
<td>100.000(MHz)</td>
<td>80.883(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>sdr_periph/sdr_HP_BCK_d</td>
<td>100.000(MHz)</td>
<td>357.270(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>1030.927(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>46.611(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_6_s4/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_6_s4/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_9_s4/I3</td>
</tr>
<tr>
<td>2.466</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_9_s4/F</td>
</tr>
<tr>
<td>2.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_12_s4/I3</td>
</tr>
<tr>
<td>3.311</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_12_s4/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_13_s4/I1</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_13_s4/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_15_s2/I2</td>
</tr>
<tr>
<td>5.267</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_15_s2/F</td>
</tr>
<tr>
<td>5.741</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_7_s/I1</td>
</tr>
<tr>
<td>6.311</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_7_s/COUT</td>
</tr>
<tr>
<td>6.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_8_s/CIN</td>
</tr>
<tr>
<td>6.346</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_8_s/COUT</td>
</tr>
<tr>
<td>6.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_9_s/CIN</td>
</tr>
<tr>
<td>6.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_9_s/COUT</td>
</tr>
<tr>
<td>6.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_10_s0/CIN</td>
</tr>
<tr>
<td>6.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_10_s0/COUT</td>
</tr>
<tr>
<td>6.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_11_s/CIN</td>
</tr>
<tr>
<td>6.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_11_s/COUT</td>
</tr>
<tr>
<td>6.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_12_s/CIN</td>
</tr>
<tr>
<td>6.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_12_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_13_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_13_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_14_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_14_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_15_s/CIN</td>
</tr>
<tr>
<td>6.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_15_s/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39371_s4/I1</td>
</tr>
<tr>
<td>7.622</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39371_s4/F</td>
</tr>
<tr>
<td>8.096</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39368_s4/I3</td>
</tr>
<tr>
<td>8.467</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39368_s4/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39365_s4/I3</td>
</tr>
<tr>
<td>9.312</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39365_s4/F</td>
</tr>
<tr>
<td>9.786</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39364_s4/I1</td>
</tr>
<tr>
<td>10.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n39364_s4/F</td>
</tr>
<tr>
<td>10.815</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39361_s4/I3</td>
</tr>
<tr>
<td>11.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n39361_s4/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39361_s3/I1</td>
</tr>
<tr>
<td>12.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n39361_s3/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_13_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.935, 48.137%; route: 6.162, 49.981%; tC2Q: 0.232, 1.882%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_6_s4/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_6_s4/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_9_s4/I3</td>
</tr>
<tr>
<td>2.466</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_9_s4/F</td>
</tr>
<tr>
<td>2.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_12_s4/I3</td>
</tr>
<tr>
<td>3.311</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_12_s4/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_13_s4/I1</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_13_s4/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_15_s2/I2</td>
</tr>
<tr>
<td>5.267</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_15_s2/F</td>
</tr>
<tr>
<td>5.741</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_7_s/I1</td>
</tr>
<tr>
<td>6.311</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_7_s/COUT</td>
</tr>
<tr>
<td>6.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_8_s/CIN</td>
</tr>
<tr>
<td>6.346</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_8_s/COUT</td>
</tr>
<tr>
<td>6.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_9_s/CIN</td>
</tr>
<tr>
<td>6.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_9_s/COUT</td>
</tr>
<tr>
<td>6.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_10_s0/CIN</td>
</tr>
<tr>
<td>6.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_10_s0/COUT</td>
</tr>
<tr>
<td>6.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_11_s/CIN</td>
</tr>
<tr>
<td>6.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_11_s/COUT</td>
</tr>
<tr>
<td>6.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_12_s/CIN</td>
</tr>
<tr>
<td>6.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_12_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_13_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_13_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_14_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_14_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_15_s/CIN</td>
</tr>
<tr>
<td>6.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_15_s/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39371_s4/I1</td>
</tr>
<tr>
<td>7.622</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39371_s4/F</td>
</tr>
<tr>
<td>8.096</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39368_s4/I3</td>
</tr>
<tr>
<td>8.467</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39368_s4/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39365_s4/I3</td>
</tr>
<tr>
<td>9.312</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39365_s4/F</td>
</tr>
<tr>
<td>9.786</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39364_s4/I1</td>
</tr>
<tr>
<td>10.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n39364_s4/F</td>
</tr>
<tr>
<td>10.815</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39361_s4/I3</td>
</tr>
<tr>
<td>11.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n39361_s4/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39360_s3/I1</td>
</tr>
<tr>
<td>12.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n39360_s3/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_14_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_14_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_14_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.935, 48.137%; route: 6.162, 49.981%; tC2Q: 0.232, 1.882%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_6_s4/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_6_s4/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_9_s4/I3</td>
</tr>
<tr>
<td>2.466</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_9_s4/F</td>
</tr>
<tr>
<td>2.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_12_s4/I3</td>
</tr>
<tr>
<td>3.311</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_12_s4/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_13_s4/I1</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_13_s4/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_15_s2/I2</td>
</tr>
<tr>
<td>5.267</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_15_s2/F</td>
</tr>
<tr>
<td>5.741</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_7_s/I1</td>
</tr>
<tr>
<td>6.311</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_7_s/COUT</td>
</tr>
<tr>
<td>6.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_8_s/CIN</td>
</tr>
<tr>
<td>6.346</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_8_s/COUT</td>
</tr>
<tr>
<td>6.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_9_s/CIN</td>
</tr>
<tr>
<td>6.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_9_s/COUT</td>
</tr>
<tr>
<td>6.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_10_s0/CIN</td>
</tr>
<tr>
<td>6.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_10_s0/COUT</td>
</tr>
<tr>
<td>6.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_11_s/CIN</td>
</tr>
<tr>
<td>6.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_11_s/COUT</td>
</tr>
<tr>
<td>6.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_12_s/CIN</td>
</tr>
<tr>
<td>6.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_12_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_13_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_13_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_14_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_14_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_15_s/CIN</td>
</tr>
<tr>
<td>6.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_15_s/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39371_s4/I1</td>
</tr>
<tr>
<td>7.622</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39371_s4/F</td>
</tr>
<tr>
<td>8.096</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39368_s4/I3</td>
</tr>
<tr>
<td>8.467</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39368_s4/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39365_s4/I3</td>
</tr>
<tr>
<td>9.312</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39365_s4/F</td>
</tr>
<tr>
<td>9.786</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39364_s4/I1</td>
</tr>
<tr>
<td>10.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n39364_s4/F</td>
</tr>
<tr>
<td>10.815</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39361_s4/I3</td>
</tr>
<tr>
<td>11.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n39361_s4/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39359_s2/I2</td>
</tr>
<tr>
<td>12.113</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n39359_s2/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_15_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.833, 47.704%; route: 6.162, 50.398%; tC2Q: 0.232, 1.898%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_source_param_length_2_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_6_s4/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_6_s4/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_9_s4/I3</td>
</tr>
<tr>
<td>2.466</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_9_s4/F</td>
</tr>
<tr>
<td>2.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_12_s4/I3</td>
</tr>
<tr>
<td>3.311</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_12_s4/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_13_s4/I1</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_13_s4/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_15_s2/I2</td>
</tr>
<tr>
<td>5.267</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_packetizer_sink_param_total_length_15_s2/F</td>
</tr>
<tr>
<td>5.741</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_7_s/I1</td>
</tr>
<tr>
<td>6.311</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_7_s/COUT</td>
</tr>
<tr>
<td>6.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_8_s/CIN</td>
</tr>
<tr>
<td>6.346</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_8_s/COUT</td>
</tr>
<tr>
<td>6.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_9_s/CIN</td>
</tr>
<tr>
<td>6.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_9_s/COUT</td>
</tr>
<tr>
<td>6.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_10_s0/CIN</td>
</tr>
<tr>
<td>6.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_10_s0/COUT</td>
</tr>
<tr>
<td>6.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_11_s/CIN</td>
</tr>
<tr>
<td>6.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_11_s/COUT</td>
</tr>
<tr>
<td>6.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_12_s/CIN</td>
</tr>
<tr>
<td>6.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_12_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_13_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_13_s/COUT</td>
</tr>
<tr>
<td>6.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_14_s/CIN</td>
</tr>
<tr>
<td>6.557</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_14_s/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_15_s/CIN</td>
</tr>
<tr>
<td>6.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_s_next1_15_s/COUT</td>
</tr>
<tr>
<td>7.067</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39371_s4/I1</td>
</tr>
<tr>
<td>7.622</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39371_s4/F</td>
</tr>
<tr>
<td>8.096</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39368_s4/I3</td>
</tr>
<tr>
<td>8.467</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39368_s4/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39365_s4/I3</td>
</tr>
<tr>
<td>9.312</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n39365_s4/F</td>
</tr>
<tr>
<td>9.786</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39364_s4/I1</td>
</tr>
<tr>
<td>10.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n39364_s4/F</td>
</tr>
<tr>
<td>10.815</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n39362_s3/I2</td>
</tr>
<tr>
<td>11.268</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n39362_s3/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_12_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_12_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_12_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.462, 47.986%; route: 5.688, 49.976%; tC2Q: 0.232, 2.038%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>231.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>230.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/audio_out_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_periph/sdr_HP_BCK_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>229.167</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.508</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>229.868</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdr_periph/audio_out_17_s0/CLK</td>
</tr>
<tr>
<td>230.100</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>sdr_periph/audio_out_17_s0/Q</td>
</tr>
<tr>
<td>230.574</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sdr_periph/u_pt8211_drive_0/n66_s1/I1</td>
</tr>
<tr>
<td>231.129</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sdr_periph/u_pt8211_drive_0/n66_s1/F</td>
</tr>
<tr>
<td>231.603</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdr_periph/sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>230.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0/CLK</td>
</tr>
<tr>
<td>230.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0</td>
</tr>
<tr>
<td>230.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 31.988%; route: 0.948, 54.640%; tC2Q: 0.232, 13.372%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
