#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5e0a9c691b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e0a9c699e60 .scope module, "axi4_tb" "axi4_tb" 3 1;
 .timescale 0 0;
P_0x5e0a9c628230 .param/l "ASZ" 1 3 4, +C4<00000000000000000000000000000010>;
P_0x5e0a9c628270 .param/l "DSZ" 1 3 3, +C4<00000000000000000000000000001000>;
P_0x5e0a9c6282b0 .param/l "SZ" 1 3 2, +C4<00000000000000000000000000100000>;
v0x5e0a9c6c2910_0 .var "_rst", 0 0;
v0x5e0a9c6c29d0_0 .var "a", 31 0;
v0x5e0a9c6c2ac0_0 .net "araddr", 1 0, v0x5e0a9c66a3e0_0;  1 drivers
v0x5e0a9c6c2be0_0 .net "arready", 0 0, v0x5e0a9c6c0f00_0;  1 drivers
v0x5e0a9c6c2cd0_0 .net "arvalid", 0 0, v0x5e0a9c6be020_0;  1 drivers
v0x5e0a9c6c2e10_0 .net "awaddr", 1 0, v0x5e0a9c6be130_0;  1 drivers
v0x5e0a9c6c2f00_0 .net "awready", 0 0, v0x5e0a9c6c1230_0;  1 drivers
v0x5e0a9c6c2ff0_0 .net "awvalid", 0 0, v0x5e0a9c6be2d0_0;  1 drivers
v0x5e0a9c6c30e0_0 .var "b", 31 0;
v0x5e0a9c6c31a0_0 .net "bready", 0 0, v0x5e0a9c6be470_0;  1 drivers
v0x5e0a9c6c3240_0 .net "bresp", 0 0, v0x5e0a9c6c14a0_0;  1 drivers
v0x5e0a9c6c3330_0 .net "bvalid", 0 0, v0x5e0a9c6c1570_0;  1 drivers
v0x5e0a9c6c3420_0 .var "clk", 0 0;
v0x5e0a9c6c34c0_0 .net "out_clk", 0 0, L_0x5e0a9c6a46a0;  1 drivers
v0x5e0a9c6c3560_0 .net "rdata", 7 0, v0x5e0a9c6c1d00_0;  1 drivers
v0x5e0a9c6c3650_0 .net "res", 63 0, L_0x5e0a9c6c46c0;  1 drivers
v0x5e0a9c6c36f0_0 .net "rlast", 0 0, v0x5e0a9c6c1df0_0;  1 drivers
v0x5e0a9c6c38f0_0 .net "rready", 0 0, v0x5e0a9c6bf040_0;  1 drivers
v0x5e0a9c6c39e0_0 .net "rresp", 0 0, v0x5e0a9c6c2030_0;  1 drivers
v0x5e0a9c6c3ad0_0 .net "rvalid", 0 0, v0x5e0a9c6c2100_0;  1 drivers
v0x5e0a9c6c3bc0_0 .net "wdata", 7 0, v0x5e0a9c6bf280_0;  1 drivers
v0x5e0a9c6c3cb0_0 .net "wlast", 0 0, v0x5e0a9c6bf360_0;  1 drivers
v0x5e0a9c6c3da0_0 .net "wready", 0 0, v0x5e0a9c6c24e0_0;  1 drivers
v0x5e0a9c6c3e90_0 .net "wvalid", 0 0, v0x5e0a9c6bf5c0_0;  1 drivers
S_0x5e0a9c69afc0 .scope module, "master" "axi4_master_wrapper" 3 41, 4 1 0, S_0x5e0a9c699e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "_rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out_clk";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /OUTPUT 2 "awaddr";
    .port_info 7 /OUTPUT 1 "awvalid";
    .port_info 8 /INPUT 1 "awready";
    .port_info 9 /OUTPUT 8 "wdata";
    .port_info 10 /OUTPUT 1 "wvalid";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /OUTPUT 1 "wlast";
    .port_info 13 /INPUT 1 "bresp";
    .port_info 14 /INPUT 1 "bvalid";
    .port_info 15 /OUTPUT 1 "bready";
    .port_info 16 /OUTPUT 2 "araddr";
    .port_info 17 /OUTPUT 1 "arvalid";
    .port_info 18 /INPUT 1 "arready";
    .port_info 19 /INPUT 8 "rdata";
    .port_info 20 /INPUT 1 "rvalid";
    .port_info 21 /OUTPUT 1 "rready";
    .port_info 22 /INPUT 1 "rlast";
    .port_info 23 /INPUT 1 "rresp";
P_0x5e0a9c628c70 .param/l "ASZ" 0 4 3, +C4<00000000000000000000000000000010>;
P_0x5e0a9c628cb0 .param/l "DSZ" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x5e0a9c628cf0 .param/l "SZ" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x5e0a9c6a46a0 .functor BUFZ 1, v0x5e0a9c6c3420_0, C4<0>, C4<0>, C4<0>;
v0x5e0a9c627c50_0 .net "_rst", 0 0, v0x5e0a9c6c2910_0;  1 drivers
v0x5e0a9c6748a0_0 .net "a", 31 0, v0x5e0a9c6c29d0_0;  1 drivers
v0x5e0a9c66a3e0_0 .var "araddr", 1 0;
v0x5e0a9c662280_0 .net "arready", 0 0, v0x5e0a9c6c0f00_0;  alias, 1 drivers
v0x5e0a9c6be020_0 .var "arvalid", 0 0;
v0x5e0a9c6be130_0 .var "awaddr", 1 0;
v0x5e0a9c6be210_0 .net "awready", 0 0, v0x5e0a9c6c1230_0;  alias, 1 drivers
v0x5e0a9c6be2d0_0 .var "awvalid", 0 0;
v0x5e0a9c6be390_0 .net "b", 31 0, v0x5e0a9c6c30e0_0;  1 drivers
v0x5e0a9c6be470_0 .var "bready", 0 0;
v0x5e0a9c6be530_0 .net "bresp", 0 0, v0x5e0a9c6c14a0_0;  alias, 1 drivers
v0x5e0a9c6be5f0_0 .net "bvalid", 0 0, v0x5e0a9c6c1570_0;  alias, 1 drivers
v0x5e0a9c6be6b0_0 .net "clk", 0 0, v0x5e0a9c6c3420_0;  1 drivers
v0x5e0a9c6be770_0 .var/2s "i", 31 0;
v0x5e0a9c6be850 .array "inregs", 7 0, 7 0;
v0x5e0a9c6bea10_0 .net "out_clk", 0 0, L_0x5e0a9c6a46a0;  alias, 1 drivers
v0x5e0a9c6bead0 .array "outregs", 7 0;
v0x5e0a9c6bead0_0 .net v0x5e0a9c6bead0 0, 7 0, L_0x5e0a9c6c3fc0; 1 drivers
v0x5e0a9c6bead0_1 .net v0x5e0a9c6bead0 1, 7 0, L_0x5e0a9c6c40b0; 1 drivers
v0x5e0a9c6bead0_2 .net v0x5e0a9c6bead0 2, 7 0, L_0x5e0a9c6c4150; 1 drivers
v0x5e0a9c6bead0_3 .net v0x5e0a9c6bead0 3, 7 0, L_0x5e0a9c6c4280; 1 drivers
v0x5e0a9c6bead0_4 .net v0x5e0a9c6bead0 4, 7 0, L_0x5e0a9c6c4320; 1 drivers
v0x5e0a9c6bead0_5 .net v0x5e0a9c6bead0 5, 7 0, L_0x5e0a9c6c43c0; 1 drivers
v0x5e0a9c6bead0_6 .net v0x5e0a9c6bead0 6, 7 0, L_0x5e0a9c6c44a0; 1 drivers
v0x5e0a9c6bead0_7 .net v0x5e0a9c6bead0 7, 7 0, L_0x5e0a9c6c45d0; 1 drivers
v0x5e0a9c6bece0_0 .net "rdata", 7 0, v0x5e0a9c6c1d00_0;  alias, 1 drivers
v0x5e0a9c6bedc0_0 .net "res", 63 0, L_0x5e0a9c6c46c0;  alias, 1 drivers
v0x5e0a9c6beea0_0 .net "rlast", 0 0, v0x5e0a9c6c1df0_0;  alias, 1 drivers
v0x5e0a9c6bef60_0 .var "rpos", 7 0;
v0x5e0a9c6bf040_0 .var "rready", 0 0;
v0x5e0a9c6bf100_0 .net "rresp", 0 0, v0x5e0a9c6c2030_0;  alias, 1 drivers
v0x5e0a9c6bf1c0_0 .net "rvalid", 0 0, v0x5e0a9c6c2100_0;  alias, 1 drivers
v0x5e0a9c6bf280_0 .var "wdata", 7 0;
v0x5e0a9c6bf360_0 .var "wlast", 0 0;
v0x5e0a9c6bf420_0 .var "wpos", 7 0;
v0x5e0a9c6bf500_0 .net "wready", 0 0, v0x5e0a9c6c24e0_0;  alias, 1 drivers
v0x5e0a9c6bf5c0_0 .var "wvalid", 0 0;
E_0x5e0a9c677c60/0 .event negedge, v0x5e0a9c627c50_0;
E_0x5e0a9c677c60/1 .event posedge, v0x5e0a9c6be6b0_0;
E_0x5e0a9c677c60 .event/or E_0x5e0a9c677c60/0, E_0x5e0a9c677c60/1;
L_0x5e0a9c6c3fc0 .part v0x5e0a9c6c29d0_0, 0, 8;
L_0x5e0a9c6c40b0 .part v0x5e0a9c6c29d0_0, 8, 8;
L_0x5e0a9c6c4150 .part v0x5e0a9c6c29d0_0, 16, 8;
L_0x5e0a9c6c4280 .part v0x5e0a9c6c29d0_0, 24, 8;
L_0x5e0a9c6c4320 .part v0x5e0a9c6c30e0_0, 0, 8;
L_0x5e0a9c6c43c0 .part v0x5e0a9c6c30e0_0, 8, 8;
L_0x5e0a9c6c44a0 .part v0x5e0a9c6c30e0_0, 16, 8;
L_0x5e0a9c6c45d0 .part v0x5e0a9c6c30e0_0, 24, 8;
v0x5e0a9c6be850_0 .array/port v0x5e0a9c6be850, 0;
v0x5e0a9c6be850_1 .array/port v0x5e0a9c6be850, 1;
v0x5e0a9c6be850_2 .array/port v0x5e0a9c6be850, 2;
v0x5e0a9c6be850_3 .array/port v0x5e0a9c6be850, 3;
LS_0x5e0a9c6c46c0_0_0 .concat [ 8 8 8 8], v0x5e0a9c6be850_0, v0x5e0a9c6be850_1, v0x5e0a9c6be850_2, v0x5e0a9c6be850_3;
v0x5e0a9c6be850_4 .array/port v0x5e0a9c6be850, 4;
v0x5e0a9c6be850_5 .array/port v0x5e0a9c6be850, 5;
v0x5e0a9c6be850_6 .array/port v0x5e0a9c6be850, 6;
v0x5e0a9c6be850_7 .array/port v0x5e0a9c6be850, 7;
LS_0x5e0a9c6c46c0_0_4 .concat [ 8 8 8 8], v0x5e0a9c6be850_4, v0x5e0a9c6be850_5, v0x5e0a9c6be850_6, v0x5e0a9c6be850_7;
L_0x5e0a9c6c46c0 .concat [ 32 32 0 0], LS_0x5e0a9c6c46c0_0_0, LS_0x5e0a9c6c46c0_0_4;
S_0x5e0a9c6bfa50 .scope module, "slave" "axi4_slave_wrapper" 3 77, 5 1 0, S_0x5e0a9c699e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "_rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 2 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 8 "wdata";
    .port_info 6 /INPUT 1 "wvalid";
    .port_info 7 /OUTPUT 1 "wready";
    .port_info 8 /INPUT 1 "wlast";
    .port_info 9 /OUTPUT 1 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 2 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 8 "rdata";
    .port_info 16 /OUTPUT 1 "rvalid";
    .port_info 17 /INPUT 1 "rready";
    .port_info 18 /OUTPUT 1 "rlast";
    .port_info 19 /OUTPUT 1 "rresp";
P_0x5e0a9c695140 .param/l "ASZ" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x5e0a9c695180 .param/l "DSZ" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x5e0a9c6951c0 .param/l "SZ" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5e0a9c6c0cb0_0 .net "_rst", 0 0, v0x5e0a9c6c2910_0;  alias, 1 drivers
v0x5e0a9c6c0d70_0 .net "araddr", 1 0, v0x5e0a9c66a3e0_0;  alias, 1 drivers
v0x5e0a9c6c0e30_0 .var "araddr_reg", 1 0;
v0x5e0a9c6c0f00_0 .var "arready", 0 0;
v0x5e0a9c6c0fd0_0 .net "arvalid", 0 0, v0x5e0a9c6be020_0;  alias, 1 drivers
v0x5e0a9c6c10c0_0 .net "awaddr", 1 0, v0x5e0a9c6be130_0;  alias, 1 drivers
v0x5e0a9c6c1190_0 .var "awaddr_reg", 1 0;
v0x5e0a9c6c1230_0 .var "awready", 0 0;
v0x5e0a9c6c1300_0 .net "awvalid", 0 0, v0x5e0a9c6be2d0_0;  alias, 1 drivers
v0x5e0a9c6c13d0_0 .net "bready", 0 0, v0x5e0a9c6be470_0;  alias, 1 drivers
v0x5e0a9c6c14a0_0 .var "bresp", 0 0;
v0x5e0a9c6c1570_0 .var "bvalid", 0 0;
v0x5e0a9c6c1640_0 .net "clk", 0 0, L_0x5e0a9c6a46a0;  alias, 1 drivers
v0x5e0a9c6c16e0_0 .var/2s "i", 31 0;
v0x5e0a9c6c1780 .array "inregs", 15 0, 7 0;
L_0x7e72ba5670a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e0a9c6c1a70_0 .net "mulready", 0 0, L_0x7e72ba5670a8;  1 drivers
v0x5e0a9c6c1b10 .array "outregs", 7 0;
v0x5e0a9c6c1b10_0 .net v0x5e0a9c6c1b10 0, 7 0, L_0x5e0a9c6d55a0; 1 drivers
v0x5e0a9c6c1b10_1 .net v0x5e0a9c6c1b10 1, 7 0, L_0x5e0a9c6d53c0; 1 drivers
v0x5e0a9c6c1b10_2 .net v0x5e0a9c6c1b10 2, 7 0, L_0x5e0a9c6d52a0; 1 drivers
v0x5e0a9c6c1b10_3 .net v0x5e0a9c6c1b10 3, 7 0, L_0x5e0a9c6d5200; 1 drivers
v0x5e0a9c6c1b10_4 .net v0x5e0a9c6c1b10 4, 7 0, L_0x5e0a9c6d50f0; 1 drivers
v0x5e0a9c6c1b10_5 .net v0x5e0a9c6c1b10 5, 7 0, L_0x5e0a9c6d4f90; 1 drivers
v0x5e0a9c6c1b10_6 .net v0x5e0a9c6c1b10 6, 7 0, L_0x5e0a9c6d4ec0; 1 drivers
v0x5e0a9c6c1b10_7 .net v0x5e0a9c6c1b10 7, 7 0, L_0x5e0a9c6d4da0; 1 drivers
v0x5e0a9c6c1d00_0 .var "rdata", 7 0;
v0x5e0a9c6c1df0_0 .var "rlast", 0 0;
v0x5e0a9c6c1ec0_0 .var "rpos", 7 0;
v0x5e0a9c6c1f60_0 .net "rready", 0 0, v0x5e0a9c6bf040_0;  alias, 1 drivers
v0x5e0a9c6c2030_0 .var "rresp", 0 0;
v0x5e0a9c6c2100_0 .var "rvalid", 0 0;
v0x5e0a9c6c21d0_0 .var "start", 0 0;
v0x5e0a9c6c22a0_0 .net "wdata", 7 0, v0x5e0a9c6bf280_0;  alias, 1 drivers
v0x5e0a9c6c2370_0 .net "wlast", 0 0, v0x5e0a9c6bf360_0;  alias, 1 drivers
v0x5e0a9c6c2440_0 .var "wpos", 7 0;
v0x5e0a9c6c24e0_0 .var "wready", 0 0;
v0x5e0a9c6c25b0_0 .net "wvalid", 0 0, v0x5e0a9c6bf5c0_0;  alias, 1 drivers
E_0x5e0a9c67dff0/0 .event negedge, v0x5e0a9c627c50_0;
E_0x5e0a9c67dff0/1 .event posedge, v0x5e0a9c6bea10_0;
E_0x5e0a9c67dff0 .event/or E_0x5e0a9c67dff0/0, E_0x5e0a9c67dff0/1;
v0x5e0a9c6c1780_0 .array/port v0x5e0a9c6c1780, 0;
v0x5e0a9c6c1780_1 .array/port v0x5e0a9c6c1780, 1;
v0x5e0a9c6c1780_2 .array/port v0x5e0a9c6c1780, 2;
v0x5e0a9c6c1780_3 .array/port v0x5e0a9c6c1780, 3;
L_0x5e0a9c6d4aa0 .concat [ 8 8 8 8], v0x5e0a9c6c1780_0, v0x5e0a9c6c1780_1, v0x5e0a9c6c1780_2, v0x5e0a9c6c1780_3;
v0x5e0a9c6c1780_4 .array/port v0x5e0a9c6c1780, 4;
v0x5e0a9c6c1780_5 .array/port v0x5e0a9c6c1780, 5;
v0x5e0a9c6c1780_6 .array/port v0x5e0a9c6c1780, 6;
v0x5e0a9c6c1780_7 .array/port v0x5e0a9c6c1780, 7;
L_0x5e0a9c6d4bf0 .concat [ 8 8 8 8], v0x5e0a9c6c1780_4, v0x5e0a9c6c1780_5, v0x5e0a9c6c1780_6, v0x5e0a9c6c1780_7;
L_0x5e0a9c6d4da0 .part L_0x5e0a9c6d4910, 56, 8;
L_0x5e0a9c6d4ec0 .part L_0x5e0a9c6d4910, 48, 8;
L_0x5e0a9c6d4f90 .part L_0x5e0a9c6d4910, 40, 8;
L_0x5e0a9c6d50f0 .part L_0x5e0a9c6d4910, 32, 8;
L_0x5e0a9c6d5200 .part L_0x5e0a9c6d4910, 24, 8;
L_0x5e0a9c6d52a0 .part L_0x5e0a9c6d4910, 16, 8;
L_0x5e0a9c6d53c0 .part L_0x5e0a9c6d4910, 8, 8;
L_0x5e0a9c6d55a0 .part L_0x5e0a9c6d4910, 0, 8;
S_0x5e0a9c6bffb0 .scope module, "main_module" "mult" 5 42, 6 1 0, S_0x5e0a9c6bfa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "_rst";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /OUTPUT 1 "ready";
P_0x5e0a9c6c01b0 .param/l "SZ" 0 6 2, +C4<00000000000000000000000000100000>;
v0x5e0a9c6c0280_0 .net *"_ivl_0", 63 0, L_0x5e0a9c6c47b0;  1 drivers
L_0x7e72ba567018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0a9c6c0380_0 .net *"_ivl_3", 31 0, L_0x7e72ba567018;  1 drivers
v0x5e0a9c6c0460_0 .net *"_ivl_4", 63 0, L_0x5e0a9c6be960;  1 drivers
L_0x7e72ba567060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0a9c6c0550_0 .net *"_ivl_7", 31 0, L_0x7e72ba567060;  1 drivers
v0x5e0a9c6c0630_0 .net "_rst", 0 0, v0x5e0a9c6c2910_0;  alias, 1 drivers
v0x5e0a9c6c0720_0 .net "a", 31 0, L_0x5e0a9c6d4aa0;  1 drivers
v0x5e0a9c6c07e0_0 .net "b", 31 0, L_0x5e0a9c6d4bf0;  1 drivers
v0x5e0a9c6c08c0_0 .net "clk", 0 0, L_0x5e0a9c6a46a0;  alias, 1 drivers
v0x5e0a9c6c0990_0 .net "ready", 0 0, L_0x7e72ba5670a8;  alias, 1 drivers
v0x5e0a9c6c0a30_0 .net "res", 63 0, L_0x5e0a9c6d4910;  1 drivers
v0x5e0a9c6c0b10_0 .net "start", 0 0, v0x5e0a9c6c21d0_0;  1 drivers
L_0x5e0a9c6c47b0 .concat [ 32 32 0 0], L_0x5e0a9c6d4aa0, L_0x7e72ba567018;
L_0x5e0a9c6be960 .concat [ 32 32 0 0], L_0x5e0a9c6d4bf0, L_0x7e72ba567060;
L_0x5e0a9c6d4910 .arith/mult 64, L_0x5e0a9c6c47b0, L_0x5e0a9c6be960;
    .scope S_0x5e0a9c69afc0;
T_0 ;
    %wait E_0x5e0a9c677c60;
    %load/vec4 v0x5e0a9c627c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e0a9c6bf280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6bf5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6bf360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6be470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6bf040_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0a9c6be770_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5e0a9c6be770_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5e0a9c6be770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0a9c6be850, 0, 4;
    %load/vec4 v0x5e0a9c6be770_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5e0a9c6be770_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e0a9c6bf420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e0a9c6bef60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0a9c6be130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6be2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0a9c66a3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6be020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5e0a9c6be2d0_0;
    %load/vec4 v0x5e0a9c6be210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5e0a9c6be130_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5e0a9c6bead0, 4;
    %load/vec4 v0x5e0a9c6be130_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %vpi_call/w 4 79 "$display", $time, " | master | ", "snd wdata : ", S<1,vec4,u8>, " ind : %1d", S<0,vec4,u32> {2 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6be2d0_0, 0;
    %load/vec4 v0x5e0a9c6be130_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5e0a9c6bead0, 4;
    %assign/vec4 v0x5e0a9c6bf280_0, 0;
    %load/vec4 v0x5e0a9c6be130_0;
    %pad/u 8;
    %muli 4, 0, 8;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e0a9c6bf420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6bf5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6bf360_0, 0;
T_0.4 ;
    %load/vec4 v0x5e0a9c6bf5c0_0;
    %load/vec4 v0x5e0a9c6bf500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call/w 4 88 "$display", $time, " | master | ", "snd wdata : ", &A<v0x5e0a9c6bead0, v0x5e0a9c6bf420_0 >, " ind : %1d", v0x5e0a9c6bf420_0 {0 0 0};
    %ix/getv 4, v0x5e0a9c6bf420_0;
    %load/vec4a v0x5e0a9c6bead0, 4;
    %assign/vec4 v0x5e0a9c6bf280_0, 0;
    %load/vec4 v0x5e0a9c6bf420_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e0a9c6bf420_0, 0;
    %load/vec4 v0x5e0a9c6bf420_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5e0a9c6bf360_0, 0;
T_0.6 ;
    %load/vec4 v0x5e0a9c6bf5c0_0;
    %load/vec4 v0x5e0a9c6bf500_0;
    %and;
    %load/vec4 v0x5e0a9c6bf360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6bf5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6bf360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e0a9c6bf280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6be470_0, 0;
T_0.8 ;
    %load/vec4 v0x5e0a9c6be470_0;
    %load/vec4 v0x5e0a9c6be5f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call/w 4 100 "$display", $time, " | master | ", "bresp : ", v0x5e0a9c6be530_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6be470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6be2d0_0, 0;
    %load/vec4 v0x5e0a9c6be130_0;
    %addi 1, 0, 2;
    %pushi/vec4 1, 0, 2;
    %and;
    %assign/vec4 v0x5e0a9c6be130_0, 0;
T_0.10 ;
    %load/vec4 v0x5e0a9c6be020_0;
    %load/vec4 v0x5e0a9c662280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call/w 4 107 "$display", $time, " | master | ", "res : ", v0x5e0a9c6bedc0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6be020_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e0a9c6bef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6bf040_0, 0;
T_0.12 ;
    %load/vec4 v0x5e0a9c6bf040_0;
    %load/vec4 v0x5e0a9c6bf1c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call/w 4 113 "$display", $time, " | master | ", "rcv rdata : ", v0x5e0a9c6bece0_0, " ind : %1d", v0x5e0a9c6bef60_0 {0 0 0};
    %load/vec4 v0x5e0a9c6bece0_0;
    %ix/getv 3, v0x5e0a9c6bef60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0a9c6be850, 0, 4;
    %load/vec4 v0x5e0a9c6bef60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e0a9c6bef60_0, 0;
T_0.14 ;
    %load/vec4 v0x5e0a9c6bf040_0;
    %load/vec4 v0x5e0a9c6bf1c0_0;
    %and;
    %load/vec4 v0x5e0a9c6beea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6bf040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6be020_0, 0;
T_0.16 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e0a9c6bfa50;
T_1 ;
    %wait E_0x5e0a9c67dff0;
    %load/vec4 v0x5e0a9c6c0cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e0a9c6c2440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e0a9c6c1ec0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0a9c6c1190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0a9c6c0e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0a9c6c16e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5e0a9c6c16e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5e0a9c6c16e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0a9c6c1780, 0, 4;
    %load/vec4 v0x5e0a9c6c16e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5e0a9c6c16e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c21d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c24e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c1570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e0a9c6c1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c2100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c1df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c2030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c1230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c0f00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e0a9c6c1230_0;
    %load/vec4 v0x5e0a9c6c1300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5e0a9c6c10c0_0;
    %assign/vec4 v0x5e0a9c6c1190_0, 0;
    %load/vec4 v0x5e0a9c6c10c0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x5e0a9c6c2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c1230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c24e0_0, 0;
T_1.4 ;
    %load/vec4 v0x5e0a9c6c24e0_0;
    %load/vec4 v0x5e0a9c6c25b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call/w 5 99 "$display", $time, " | slave | ", "rcv wdata : ", v0x5e0a9c6c22a0_0, " ind : %1d", v0x5e0a9c6c2440_0 {0 0 0};
    %load/vec4 v0x5e0a9c6c22a0_0;
    %ix/getv 3, v0x5e0a9c6c2440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0a9c6c1780, 0, 4;
    %load/vec4 v0x5e0a9c6c2440_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e0a9c6c2440_0, 0;
T_1.6 ;
    %load/vec4 v0x5e0a9c6c24e0_0;
    %load/vec4 v0x5e0a9c6c25b0_0;
    %and;
    %load/vec4 v0x5e0a9c6c2370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c24e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c14a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c1570_0, 0;
T_1.8 ;
    %load/vec4 v0x5e0a9c6c13d0_0;
    %load/vec4 v0x5e0a9c6c1570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c1570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c1230_0, 0;
T_1.10 ;
    %load/vec4 v0x5e0a9c6c0f00_0;
    %load/vec4 v0x5e0a9c6c0fd0_0;
    %and;
    %load/vec4 v0x5e0a9c6c1a70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call/w 5 115 "$display", $time, " | slave | ", "snd rdata : ", v0x5e0a9c6c1b10_0, " ind : %1d", 32'sb00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x5e0a9c6c0d70_0;
    %assign/vec4 v0x5e0a9c6c0e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c0f00_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e0a9c6c1b10, 4;
    %assign/vec4 v0x5e0a9c6c1d00_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5e0a9c6c1ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c2100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c2030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c1df0_0, 0;
T_1.12 ;
    %load/vec4 v0x5e0a9c6c1f60_0;
    %load/vec4 v0x5e0a9c6c2100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %vpi_call/w 5 125 "$display", $time, " | slave | ", "snd rdata : ", &A<v0x5e0a9c6c1b10, v0x5e0a9c6c1ec0_0 >, " ind : %1d", v0x5e0a9c6c1ec0_0 {0 0 0};
    %ix/getv 4, v0x5e0a9c6c1ec0_0;
    %load/vec4a v0x5e0a9c6c1b10, 4;
    %assign/vec4 v0x5e0a9c6c1d00_0, 0;
    %load/vec4 v0x5e0a9c6c1ec0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e0a9c6c1ec0_0, 0;
    %load/vec4 v0x5e0a9c6c1ec0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5e0a9c6c1df0_0, 0;
T_1.14 ;
    %load/vec4 v0x5e0a9c6c1f60_0;
    %load/vec4 v0x5e0a9c6c2100_0;
    %and;
    %load/vec4 v0x5e0a9c6c1df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c2100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e0a9c6c1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c1df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0a9c6c2030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0a9c6c0f00_0, 0;
T_1.16 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e0a9c699e60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0a9c6c3420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0a9c6c29d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0a9c6c30e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0a9c6c2910_0, 0, 1;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v0x5e0a9c6c3420_0;
    %nor/r;
    %store/vec4 v0x5e0a9c6c3420_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x5e0a9c699e60;
T_3 ;
    %vpi_call/w 3 114 "$monitor", $time, " | tb | ", v0x5e0a9c6c29d0_0, " * ", v0x5e0a9c6c30e0_0, " => ", v0x5e0a9c6c3650_0 {0 0 0};
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0a9c6c2910_0, 0, 1;
    %pushi/vec4 12551, 0, 32;
    %store/vec4 v0x5e0a9c6c29d0_0, 0, 32;
    %pushi/vec4 41245, 0, 32;
    %store/vec4 v0x5e0a9c6c30e0_0, 0, 32;
    %delay 64, 0;
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/axi4_tb.sv";
    "src/axi4_master_wrapper.sv";
    "src/axi4_slave_wrapper.sv";
    "src/mult.sv";
