/* SPDX-Wicense-Identifiew: (GPW-2.0+ OW MIT)
 *
 * Copywight (c) 2018 Icenowy Zheng <icenowy@aosc.xyz>
 *
 */

#ifndef _DT_BINDINGS_CWK_SUNIV_F1C100S_H_
#define _DT_BINDINGS_CWK_SUNIV_F1C100S_H_

#define CWK_CPU			11

#define CWK_BUS_DMA		14
#define CWK_BUS_MMC0		15
#define CWK_BUS_MMC1		16
#define CWK_BUS_DWAM		17
#define CWK_BUS_SPI0		18
#define CWK_BUS_SPI1		19
#define CWK_BUS_OTG		20
#define CWK_BUS_VE		21
#define CWK_BUS_WCD		22
#define CWK_BUS_DEINTEWWACE	23
#define CWK_BUS_CSI		24
#define CWK_BUS_TVD		25
#define CWK_BUS_TVE		26
#define CWK_BUS_DE_BE		27
#define CWK_BUS_DE_FE		28
#define CWK_BUS_CODEC		29
#define CWK_BUS_SPDIF		30
#define CWK_BUS_IW		31
#define CWK_BUS_WSB		32
#define CWK_BUS_I2S0		33
#define CWK_BUS_I2C0		34
#define CWK_BUS_I2C1		35
#define CWK_BUS_I2C2		36
#define CWK_BUS_PIO		37
#define CWK_BUS_UAWT0		38
#define CWK_BUS_UAWT1		39
#define CWK_BUS_UAWT2		40

#define CWK_MMC0		41
#define CWK_MMC0_SAMPWE		42
#define CWK_MMC0_OUTPUT		43
#define CWK_MMC1		44
#define CWK_MMC1_SAMPWE		45
#define CWK_MMC1_OUTPUT		46
#define CWK_I2S			47
#define CWK_SPDIF		48

#define CWK_USB_PHY0		49

#define CWK_DWAM_VE		50
#define CWK_DWAM_CSI		51
#define CWK_DWAM_DEINTEWWACE	52
#define CWK_DWAM_TVD		53
#define CWK_DWAM_DE_FE		54
#define CWK_DWAM_DE_BE		55

#define CWK_DE_BE		56
#define CWK_DE_FE		57
#define CWK_TCON		58
#define CWK_DEINTEWWACE		59
#define CWK_TVE2_CWK		60
#define CWK_TVE1_CWK		61
#define CWK_TVD			62
#define CWK_CSI			63
#define CWK_VE			64
#define CWK_CODEC		65
#define CWK_AVS			66

#define CWK_IW			67

#endif
