Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 22 00:17:15 2023
| Host         : BOOK-07G3AHJS47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xem7320_adc_timing_summary_routed.rpt -pb xem7320_adc_timing_summary_routed.pb -rpx xem7320_adc_timing_summary_routed.rpx -warn_on_violation
| Design       : xem7320_adc
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks     2           
TIMING-7   Critical Warning  No common node between related clocks              2           
TIMING-17  Critical Warning  Non-clocked sequential cell                        1           
LUTAR-1    Warning           LUT drives async reset alert                       1           
TIMING-9   Warning           Unknown CDC Logic                                  1           
TIMING-16  Warning           Large setup violation                              48          
TIMING-18  Warning           Missing input or output delay                      25          
TIMING-24  Warning           Overridden Max delay datapath only                 2           
XDCH-1     Warning           Hold option missing in multicycle path constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (1)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.447     -310.134                     61                 2777        0.071        0.000                      0                 2777        0.264        0.000                       0                  1288  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
adc_dco_p               {0.000 3.125}        6.250           160.000         
  adc_data_clk          {0.000 12.500}       25.000          40.000          
okUH0                   {0.000 4.960}        9.920           100.806         
  mmcm0_clk0            {1.488 6.448}        9.920           100.806         
    clk_out1_clk_wiz_0  {3.968 8.928}        9.920           100.806         
    clkfbout_clk_wiz_0  {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb           {0.000 4.960}        9.920           100.806         
sys_clkp                {0.000 2.500}        5.000           200.000         
  clk_out1_enc_clk      {0.000 12.500}       25.000          40.000          
  clk_out2_enc_clk      {0.000 2.500}        5.000           200.000         
  clkfbout_enc_clk      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_dco_p                     0.233        0.000                      0                    5        0.310        0.000                      0                    5        4.583        0.000                       0                    12  
  adc_data_clk               18.618        0.000                      0                  340        0.121        0.000                      0                  340       11.520        0.000                       0                   177  
okUH0                                                                                                                                                                     2.960        0.000                       0                     1  
  mmcm0_clk0                  0.770        0.000                      0                 2211        0.071        0.000                      0                 2211        2.960        0.000                       0                  1050  
    clk_out1_clk_wiz_0       -0.093       -0.093                      1                   49        0.503        0.000                      0                   49        4.460        0.000                       0                    27  
    clkfbout_clk_wiz_0                                                                                                                                                    7.765        0.000                       0                     3  
  mmcm0_clkfb                                                                                                                                                             7.765        0.000                       0                     3  
sys_clkp                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_enc_clk                                                                                                                                                       22.845        0.000                       0                     3  
  clk_out2_enc_clk            3.055        0.000                      0                   11        0.262        0.000                      0                   11        0.264        0.000                       0                     9  
  clkfbout_enc_clk                                                                                                                                                        3.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  adc_data_clk             -3.533     -116.858                     36                   36        0.395        0.000                      0                   36  
mmcm0_clk0          okUH0                     4.607        0.000                      0                   36        1.029        0.000                      0                   36  
okUH0               mmcm0_clk0                0.208        0.000                      0                   36        1.262        0.000                      0                   36  
adc_data_clk        clk_out1_clk_wiz_0       -6.979      -83.261                     12                   12        2.287        0.000                      0                   12  
mmcm0_clk0          clk_out1_clk_wiz_0        3.615        0.000                      0                   13        2.605        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   adc_data_clk        adc_data_clk             22.839        0.000                      0                    5        0.476        0.000                      0                    5  
**async_default**   adc_data_clk        clk_out1_clk_wiz_0       -9.447     -109.922                     12                   12        3.049        0.000                      0                   12  
**async_default**   mmcm0_clk0          mmcm0_clk0                6.530        0.000                      0                   60        0.619        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            mmcm0_clk0        adc_data_clk      
(none)            mmcm0_clk0        clk_out2_enc_clk  
(none)            adc_data_clk      mmcm0_clk0        
(none)            mmcm0_clk0        mmcm0_clk0        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              adc_data_clk                            
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_enc_clk                        
(none)              clk_out2_enc_clk                        
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_enc_clk                        
(none)              mmcm0_clk0                              
(none)              mmcm0_clkfb                             
(none)                                  adc_data_clk        
(none)                                  clk_out1_clk_wiz_0  
(none)                                  mmcm0_clk0          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_dco_p
  To Clock:  adc_dco_p

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 adc_out_2n[1]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy2_impl/adc_serdes1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p fall@3.125ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 2.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 4.321 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.035     2.035    
    W10                                               0.000     2.035 f  adc_out_2n[1] (IN)
                         net (fo=0)                   0.000     2.035    adc_impl/adc_phy2_impl/adc_out_2n[1]
    V10                  IBUFDS (Prop_ibufds_IB_O)    0.503     2.538 r  adc_impl/adc_phy2_impl/adc_ibufds1/O
                         net (fo=1, routed)           0.000     2.538    adc_impl/adc_phy2_impl/adc_out_1
    IDELAY_X0Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     4.069 r  adc_impl/adc_phy2_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     4.069    adc_impl/adc_phy2_impl/adc_delay_1
    ILOGIC_X0Y30         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
    W11                                               0.000     3.125 f  adc_dco_p (IN)
                         net (fo=0)                   0.000     3.125    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     3.569 f  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     3.748    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     4.232 f  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.089     4.321    adc_impl/adc_phy2_impl/CLKB0
    ILOGIC_X0Y30         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes1/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.321    
                         clock uncertainty           -0.035     4.286    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                      0.016     4.302    adc_impl/adc_phy2_impl/adc_serdes1
  -------------------------------------------------------------------
                         required time                          4.302    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 adc_fr_n
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_frame_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p rise@6.250ns - adc_dco_p fall@3.125ns)
  Data Path Delay:        2.034ns  (logic 2.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 7.448 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.125 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
                         input delay                  2.035     5.160    
    AB10                                              0.000     5.160 f  adc_fr_n (IN)
                         net (fo=0)                   0.000     5.160    adc_impl/adc_frame_impl/adc_fr_n
    AA9                  IBUFDS (Prop_ibufds_IB_O)    0.503     5.663 r  adc_impl/adc_frame_impl/frame_ibufds/O
                         net (fo=1, routed)           0.000     5.663    adc_impl/adc_frame_impl/frame_input
    IDELAY_X0Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     7.194 r  adc_impl/adc_frame_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     7.194    adc_impl/adc_frame_impl/frame_delay
    ILOGIC_X0Y34         ISERDESE2                                    r  adc_impl/adc_frame_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      6.250     6.250 r  
    W11                                               0.000     6.250 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     6.250    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     6.694 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     6.873    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     7.357 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.091     7.448    adc_impl/adc_frame_impl/clk_out_bufio
    ILOGIC_X0Y34         ISERDESE2                                    r  adc_impl/adc_frame_impl/adc_serdes0/CLK
                         clock pessimism              0.000     7.448    
                         clock uncertainty           -0.035     7.413    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     7.429    adc_impl/adc_frame_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 adc_out_2n[0]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy2_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p rise@6.250ns - adc_dco_p fall@3.125ns)
  Data Path Delay:        2.031ns  (logic 2.031ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 7.453 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.125 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
                         input delay                  2.035     5.160    
    AB13                                              0.000     5.160 f  adc_out_2n[0] (IN)
                         net (fo=0)                   0.000     5.160    adc_impl/adc_phy2_impl/adc_out_2n[0]
    AA13                 IBUFDS (Prop_ibufds_IB_O)    0.500     5.660 r  adc_impl/adc_phy2_impl/adc_ibufds0/O
                         net (fo=1, routed)           0.000     5.660    adc_impl/adc_phy2_impl/adc_out_0
    IDELAY_X0Y44         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     7.191 r  adc_impl/adc_phy2_impl/adc_data_delay0/DATAOUT
                         net (fo=1, routed)           0.000     7.191    adc_impl/adc_phy2_impl/adc_delay_0
    ILOGIC_X0Y44         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      6.250     6.250 r  
    W11                                               0.000     6.250 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     6.250    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     6.694 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     6.873    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     7.357 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.096     7.453    adc_impl/adc_phy2_impl/clk_out_bufio
    ILOGIC_X0Y44         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes0/CLK
                         clock pessimism              0.000     7.453    
                         clock uncertainty           -0.035     7.418    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     7.434    adc_impl/adc_phy2_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 adc_out_1n[1]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy1_impl/adc_serdes1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p fall@3.125ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 2.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 4.319 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.035     2.035    
    Y12                                               0.000     2.035 f  adc_out_1n[1] (IN)
                         net (fo=0)                   0.000     2.035    adc_impl/adc_phy1_impl/adc_out_1n[1]
    Y11                  IBUFDS (Prop_ibufds_IB_O)    0.482     2.517 r  adc_impl/adc_phy1_impl/adc_ibufds1/O
                         net (fo=1, routed)           0.000     2.517    adc_impl/adc_phy1_impl/adc_out_1
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     4.048 r  adc_impl/adc_phy1_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     4.048    adc_impl/adc_phy1_impl/adc_delay_1
    ILOGIC_X0Y28         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
    W11                                               0.000     3.125 f  adc_dco_p (IN)
                         net (fo=0)                   0.000     3.125    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     3.569 f  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     3.748    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     4.232 f  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.087     4.319    adc_impl/adc_phy1_impl/CLKB0
    ILOGIC_X0Y28         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes1/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.319    
                         clock uncertainty           -0.035     4.284    
    ILOGIC_X0Y28         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                      0.016     4.300    adc_impl/adc_phy1_impl/adc_serdes1
  -------------------------------------------------------------------
                         required time                          4.300    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 adc_out_1n[0]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy1_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p rise@6.250ns - adc_dco_p fall@3.125ns)
  Data Path Delay:        2.014ns  (logic 2.014ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 7.448 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.125 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
                         input delay                  2.035     5.160    
    AA11                                              0.000     5.160 f  adc_out_1n[0] (IN)
                         net (fo=0)                   0.000     5.160    adc_impl/adc_phy1_impl/adc_out_1n[0]
    AA10                 IBUFDS (Prop_ibufds_IB_O)    0.483     5.643 r  adc_impl/adc_phy1_impl/adc_ibufds0/O
                         net (fo=1, routed)           0.000     5.643    adc_impl/adc_phy1_impl/adc_out_0
    IDELAY_X0Y32         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     7.174 r  adc_impl/adc_phy1_impl/adc_data_delay0/DATAOUT
                         net (fo=1, routed)           0.000     7.174    adc_impl/adc_phy1_impl/adc_delay_0
    ILOGIC_X0Y32         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      6.250     6.250 r  
    W11                                               0.000     6.250 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     6.250    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     6.694 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     6.873    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     7.357 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.091     7.448    adc_impl/adc_phy1_impl/clk_out_bufio
    ILOGIC_X0Y32         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes0/CLK
                         clock pessimism              0.000     7.448    
                         clock uncertainty           -0.035     7.413    
    ILOGIC_X0Y32         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     7.429    adc_impl/adc_phy1_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adc_out_1p[0]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy1_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p rise@0.000ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 2.688ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.090     1.090    
    AA10                                              0.000     1.090 r  adc_out_1p[0] (IN)
                         net (fo=0)                   0.000     1.090    adc_impl/adc_phy1_impl/adc_out_1p[0]
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.974     2.064 r  adc_impl/adc_phy1_impl/adc_ibufds0/O
                         net (fo=1, routed)           0.000     2.064    adc_impl/adc_phy1_impl/adc_out_0
    IDELAY_X0Y32         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     3.778 r  adc_impl/adc_phy1_impl/adc_data_delay0/DATAOUT
                         net (fo=1, routed)           0.000     3.778    adc_impl/adc_phy1_impl/adc_delay_0
    ILOGIC_X0Y32         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     1.415    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     2.948 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.319     3.268    adc_impl/adc_phy1_impl/clk_out_bufio
    ILOGIC_X0Y32         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes0/CLK
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.035     3.303    
    ILOGIC_X0Y32         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     3.468    adc_impl/adc_phy1_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 adc_out_1p[1]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy1_impl/adc_serdes1/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p rise@0.000ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 2.687ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.090     1.090    
    Y11                                               0.000     1.090 r  adc_out_1p[1] (IN)
                         net (fo=0)                   0.000     1.090    adc_impl/adc_phy1_impl/adc_out_1p[1]
    Y11                  IBUFDS (Prop_ibufds_I_O)     0.973     2.063 r  adc_impl/adc_phy1_impl/adc_ibufds1/O
                         net (fo=1, routed)           0.000     2.063    adc_impl/adc_phy1_impl/adc_out_1
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     3.777 r  adc_impl/adc_phy1_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     3.777    adc_impl/adc_phy1_impl/adc_delay_1
    ILOGIC_X0Y28         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     1.415    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     2.948 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.312     3.261    adc_impl/adc_phy1_impl/clk_out_bufio
    ILOGIC_X0Y28         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes1/CLK
                         clock pessimism              0.000     3.261    
                         clock uncertainty            0.035     3.296    
    ILOGIC_X0Y28         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     3.461    adc_impl/adc_phy1_impl/adc_serdes1
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 adc_out_2p[0]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy2_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p rise@0.000ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 2.705ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.090     1.090    
    AA13                                              0.000     1.090 r  adc_out_2p[0] (IN)
                         net (fo=0)                   0.000     1.090    adc_impl/adc_phy2_impl/adc_out_2p[0]
    AA13                 IBUFDS (Prop_ibufds_I_O)     0.991     2.081 r  adc_impl/adc_phy2_impl/adc_ibufds0/O
                         net (fo=1, routed)           0.000     2.081    adc_impl/adc_phy2_impl/adc_out_0
    IDELAY_X0Y44         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     3.795 r  adc_impl/adc_phy2_impl/adc_data_delay0/DATAOUT
                         net (fo=1, routed)           0.000     3.795    adc_impl/adc_phy2_impl/adc_delay_0
    ILOGIC_X0Y44         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     1.415    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     2.948 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.328     3.277    adc_impl/adc_phy2_impl/clk_out_bufio
    ILOGIC_X0Y44         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes0/CLK
                         clock pessimism              0.000     3.277    
                         clock uncertainty            0.035     3.312    
    ILOGIC_X0Y44         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     3.477    adc_impl/adc_phy2_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adc_fr_p
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_frame_impl/adc_serdes0/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p fall@3.125ns - adc_dco_p fall@3.125ns)
  Data Path Delay:        2.708ns  (logic 2.708ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 6.394 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.125 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
                         input delay                  1.090     4.215    
    AA9                                               0.000     4.215 r  adc_fr_p (IN)
                         net (fo=0)                   0.000     4.215    adc_impl/adc_frame_impl/adc_fr_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.994     5.209 r  adc_impl/adc_frame_impl/frame_ibufds/O
                         net (fo=1, routed)           0.000     5.209    adc_impl/adc_frame_impl/frame_input
    IDELAY_X0Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     6.923 r  adc_impl/adc_frame_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     6.923    adc_impl/adc_frame_impl/frame_delay
    ILOGIC_X0Y34         ISERDESE2                                    r  adc_impl/adc_frame_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
    W11                                               0.000     3.125 f  adc_dco_p (IN)
                         net (fo=0)                   0.000     3.125    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     4.142 f  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     4.540    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     6.073 f  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.320     6.394    adc_impl/adc_frame_impl/CLKB0
    ILOGIC_X0Y34         ISERDESE2                                    r  adc_impl/adc_frame_impl/adc_serdes0/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     6.394    
                         clock uncertainty            0.035     6.429    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.165     6.594    adc_impl/adc_frame_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.923    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 adc_out_2p[1]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy2_impl/adc_serdes1/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p rise@0.000ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 2.708ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.090     1.090    
    V10                                               0.000     1.090 r  adc_out_2p[1] (IN)
                         net (fo=0)                   0.000     1.090    adc_impl/adc_phy2_impl/adc_out_2p[1]
    V10                  IBUFDS (Prop_ibufds_I_O)     0.994     2.084 r  adc_impl/adc_phy2_impl/adc_ibufds1/O
                         net (fo=1, routed)           0.000     2.084    adc_impl/adc_phy2_impl/adc_out_1
    IDELAY_X0Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     3.798 r  adc_impl/adc_phy2_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     3.798    adc_impl/adc_phy2_impl/adc_delay_1
    ILOGIC_X0Y30         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     1.415    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     2.948 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.317     3.266    adc_impl/adc_phy2_impl/clk_out_bufio
    ILOGIC_X0Y30         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes1/CLK
                         clock pessimism              0.000     3.266    
                         clock uncertainty            0.035     3.301    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     3.466    adc_impl/adc_phy2_impl/adc_serdes1
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_dco_p
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { adc_dco_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y34  adc_impl/adc_frame_impl/adc_serdes0/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y34  adc_impl/adc_frame_impl/adc_serdes0/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y32  adc_impl/adc_phy1_impl/adc_serdes0/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y32  adc_impl/adc_phy1_impl/adc_serdes0/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y28  adc_impl/adc_phy1_impl/adc_serdes1/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y28  adc_impl/adc_phy1_impl/adc_serdes1/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y44  adc_impl/adc_phy2_impl/adc_serdes0/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y44  adc_impl/adc_phy2_impl/adc_serdes0/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y30  adc_impl/adc_phy2_impl/adc_serdes1/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y30  adc_impl/adc_phy2_impl/adc_serdes1/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.618ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.098ns (33.418%)  route 4.180ns (66.582%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     8.641    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.221 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.221    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.335    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.669 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     9.669    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[10]
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 18.618    

Slack (MET) :             18.713ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 2.003ns (32.395%)  route 4.180ns (67.605%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     8.641    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.221 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.221    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.335    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.574 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     9.574    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[11]
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                 18.713    

Slack (MET) :             18.729ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.987ns (32.220%)  route 4.180ns (67.780%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     8.641    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.221 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.221    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.335    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.558 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     9.558    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[9]
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                 18.729    

Slack (MET) :             18.731ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 1.984ns (32.187%)  route 4.180ns (67.813%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 28.110 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     8.641    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.221 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.221    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.555 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     9.555    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[6]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.759    28.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.149    28.259    
                         clock uncertainty           -0.035    28.224    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.062    28.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         28.286    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 18.731    

Slack (MET) :             18.752ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.963ns (31.955%)  route 4.180ns (68.045%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 28.110 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     8.641    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.221 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.221    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.534 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     9.534    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[8]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.759    28.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.149    28.259    
                         clock uncertainty           -0.035    28.224    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.062    28.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         28.286    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                 18.752    

Slack (MET) :             18.826ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.889ns (31.125%)  route 4.180ns (68.875%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 28.110 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     8.641    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.221 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.221    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.460 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     9.460    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[7]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.759    28.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C
                         clock pessimism              0.149    28.259    
                         clock uncertainty           -0.035    28.224    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.062    28.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         28.286    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 18.826    

Slack (MET) :             18.842ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 1.873ns (30.943%)  route 4.180ns (69.057%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 28.110 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     8.641    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.221 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.221    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.444 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     9.444    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[5]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.759    28.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism              0.149    28.259    
                         clock uncertainty           -0.035    28.224    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.062    28.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         28.286    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 18.842    

Slack (MET) :             19.002ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 1.712ns (29.056%)  route 4.180ns (70.944%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 28.109 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     8.641    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.283 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     9.283    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[4]
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.758    28.109    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.149    28.258    
                         clock uncertainty           -0.035    28.223    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.062    28.285    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         28.285    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 19.002    

Slack (MET) :             19.060ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 1.654ns (28.351%)  route 4.180ns (71.649%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 28.109 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     8.641    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     9.225 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     9.225    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[3]
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.758    28.109    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/C
                         clock pessimism              0.149    28.258    
                         clock uncertainty           -0.035    28.223    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.062    28.285    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         28.285    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 19.060    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.070ns (19.870%)  route 4.315ns (80.130%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 28.107 - 25.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891     3.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     3.810 r  wr_en_reg/Q
                         net (fo=2, routed)           2.014     5.824    wr_en_reg_n_0
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.323     6.147 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     7.176    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     7.504 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.272     8.776    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.756    28.107    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.149    28.256    
                         clock uncertainty           -0.035    28.221    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    28.016    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         28.016    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 19.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.377    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.295     1.518    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.338     1.180    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.076     1.256    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.260     1.181    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.322 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.378    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X7Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.296     1.519    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.338     1.181    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.075     1.256    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.377    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.295     1.518    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.338     1.180    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.075     1.255    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.377    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.295     1.518    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.338     1.180    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.075     1.255    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.263     1.184    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.325 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.381    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X5Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.300     1.523    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.339     1.184    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.075     1.259    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.261     1.182    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.323 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.379    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298     1.521    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.339     1.182    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.075     1.257    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.059     1.380    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.295     1.518    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.338     1.180    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.076     1.256    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.377    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.295     1.518    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.338     1.180    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.071     1.251    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.260     1.181    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.322 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.378    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X7Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.296     1.519    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.338     1.181    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.071     1.252    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.261     1.182    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.323 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.379    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298     1.521    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.339     1.182    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.071     1.253    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_data_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { adc_impl/adc_dco_impl/adc_dco_bufr/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y8   fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y7   fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y34  adc_impl/adc_frame_impl/adc_serdes0/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y32  adc_impl/adc_phy1_impl/adc_serdes0/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y28  adc_impl/adc_phy1_impl/adc_serdes1/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y44  adc_impl/adc_phy2_impl/adc_serdes0/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y30  adc_impl/adc_phy2_impl/adc_serdes1/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X12Y49  FSM_sequential_main_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X12Y49  FSM_sequential_main_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y49  FSM_sequential_main_state_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y38  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y38  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y49  FSM_sequential_main_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y49  FSM_sequential_main_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y49  FSM_sequential_main_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y49  FSM_sequential_main_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y49  FSM_sequential_main_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y49  FSM_sequential_main_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y49   rx_sample_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y49   rx_sample_counter_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y38  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y38  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y49  FSM_sequential_main_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y49  FSM_sequential_main_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y49  FSM_sequential_main_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y49  FSM_sequential_main_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y49  FSM_sequential_main_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y49  FSM_sequential_main_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y49   rx_sample_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y49   rx_sample_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.333ns  (logic 3.435ns (41.223%)  route 4.898ns (58.777%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.632     7.895    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.150     8.045 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.645     8.690    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.413     9.460    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.333ns  (logic 3.435ns (41.223%)  route 4.898ns (58.777%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.632     7.895    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.150     8.045 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.645     8.690    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.413     9.460    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.333ns  (logic 3.435ns (41.223%)  route 4.898ns (58.777%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.632     7.895    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.150     8.045 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.645     8.690    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.413     9.460    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.333ns  (logic 3.435ns (41.223%)  route 4.898ns (58.777%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.632     7.895    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.150     8.045 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.645     8.690    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.413     9.460    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.315ns  (logic 3.435ns (41.309%)  route 4.880ns (58.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.632     7.895    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.150     8.045 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.628     8.673    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y51         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.413     9.460    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.315ns  (logic 3.435ns (41.309%)  route 4.880ns (58.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.632     7.895    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.150     8.045 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.628     8.673    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y51         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.413     9.460    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.315ns  (logic 3.435ns (41.309%)  route 4.880ns (58.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.632     7.895    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.150     8.045 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.628     8.673    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y51         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.413     9.460    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.315ns  (logic 3.435ns (41.309%)  route 4.880ns (58.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.632     7.895    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.150     8.045 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.628     8.673    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y51         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.413     9.460    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.236ns  (logic 3.438ns (41.742%)  route 4.798ns (58.258%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 9.561 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     7.924    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y45         LUT3 (Prop_lut3_I2_O)        0.153     8.077 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.517     8.594    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.690     9.561    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y45         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.633    10.194    
                         clock uncertainty           -0.073    10.121    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.408     9.713    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                          9.713    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.236ns  (logic 3.438ns (41.742%)  route 4.798ns (58.258%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 9.561 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.379     4.190    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X10Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.336 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.205     5.542    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.358     5.900 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.036     6.936    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.327     7.263 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     7.924    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X13Y45         LUT3 (Prop_lut3_I2_O)        0.153     8.077 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.517     8.594    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.690     9.561    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y45         FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.633    10.194    
                         clock uncertainty           -0.073    10.121    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.408     9.713    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                          9.713    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  1.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.376ns  (logic 0.308ns (81.981%)  route 0.068ns (18.019%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 0.675 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.640     0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y49         FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/Q
                         net (fo=3, routed)           0.067     1.187    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg_n_0_[20]
    SLICE_X15Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.300 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.301    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.355 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.355    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4_n_7
    SLICE_X15Y50         FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.845     0.675    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y50         FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[21]/C
                         clock pessimism              0.504     1.178    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.283    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.387ns  (logic 0.319ns (82.494%)  route 0.068ns (17.506%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 0.675 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.640     0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y49         FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/Q
                         net (fo=3, routed)           0.067     1.187    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg_n_0_[20]
    SLICE_X15Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.300 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.301    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.366 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.366    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4_n_5
    SLICE_X15Y50         FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.845     0.675    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y50         FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[23]/C
                         clock pessimism              0.504     1.178    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.283    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.855%)  route 0.136ns (49.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.639     0.978    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y44          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.119 r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.136     1.255    okHI/core0/core0/a0/pc0/stack_ram_high/DIB0
    SLICE_X10Y44         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.914     0.744    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y44         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/CLK
                         clock pessimism              0.271     1.015    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.161    okHI/core0/core0/a0/pc0/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.070%)  route 0.194ns (57.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 0.786 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.639     0.978    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y45         FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[2]/Q
                         net (fo=1, routed)           0.194     1.313    okHI/core0/core0/a0/cb0/U0/din[2]
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.956     0.786    okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.271     1.057    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.212    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.769%)  route 0.142ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.639     0.978    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y43          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.119 r  okHI/core0/core0/a0/pc0/address_loop[2].pc_flop/Q
                         net (fo=3, routed)           0.142     1.261    okHI/core0/core0/a0/pc0/stack_ram_low/DID0
    SLICE_X10Y43         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.914     0.744    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y43         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism              0.271     1.015    
    SLICE_X10Y43         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.159    okHI/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.412ns  (logic 0.344ns (83.557%)  route 0.068ns (16.443%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 0.675 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.640     0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y49         FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/Q
                         net (fo=3, routed)           0.067     1.187    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg_n_0_[20]
    SLICE_X15Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.300 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.301    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.391 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.391    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4_n_6
    SLICE_X15Y50         FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.845     0.675    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y50         FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[22]/C
                         clock pessimism              0.504     1.178    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.283    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( 0.906 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.568     0.906    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y66          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDCE (Prop_fdce_C_Q)         0.141     1.047 r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/Q
                         net (fo=2, routed)           0.066     1.114    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg_n_0_[22]
    SLICE_X8Y66          LUT4 (Prop_lut4_I3_O)        0.045     1.159 r  okHI/core0/core0/lee850ccdc8e3a4cfe18e16eca8aa053c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.159    okHI/core0/core0/a0/lc51cc989dfe3deb69373fc00081012cc[22]
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.837     0.667    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]/C
                         clock pessimism              0.253     0.919    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121     1.040    okHI/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( 0.906 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.568     0.906    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y66          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDCE (Prop_fdce_C_Q)         0.141     1.047 r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/Q
                         net (fo=3, routed)           0.066     1.114    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg_n_0_[21]
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.045     1.159 r  okHI/core0/core0/lf2d689afa99d0d626f608c2120f93acd[11]_i_1/O
                         net (fo=1, routed)           0.000     1.159    okHI/core0/core0/a0/lc51cc989dfe3deb69373fc00081012cc[21]
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.837     0.667    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[11]/C
                         clock pessimism              0.253     0.919    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121     1.040    okHI/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.838%)  route 0.136ns (49.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.639     0.978    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.119 r  okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.136     1.255    okHI/core0/core0/a0/pc0/stack_ram_high/DID1
    SLICE_X10Y44         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.914     0.744    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y44         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.271     1.015    
    SLICE_X10Y44         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.136    okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.712%)  route 0.366ns (66.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 0.775 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 0.939 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601     0.939    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.080 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.366     1.446    ep00data
    SLICE_X0Y46          LUT5 (Prop_lut5_I1_O)        0.045     1.491 r  fifo_busy_i_1/O
                         net (fo=1, routed)           0.000     1.491    fifo_busy_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
                         clock pessimism              0.504     1.278    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.092     1.370    fifo_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y18     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y18     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y8      fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y7      fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB18_X0Y19     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y11     okHI/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y11     okHI/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y79     okHI/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     okHI/iob_regs[0].regout0/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X12Y44     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.093ns,  Total Violation       -0.093ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 dac_counter_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[2].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.758ns  (logic 0.484ns (12.878%)  route 3.274ns (87.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 11.938 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( 7.742 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.806     7.742    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.484     8.226 r  dac_counter_reg[2]/Q
                         net (fo=6, routed)           3.274    11.500    dac_io/inst/data_out_from_device[2]
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587    11.938    dac_io/inst/clk_in
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/C
                         clock pessimism              0.552    12.490    
                         clock uncertainty           -0.074    12.416    
    OLOGIC_X1Y89         ODDR (Setup_oddr_C_D1)      -1.008    11.408    dac_io/inst/pins[2].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 dac_counter_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[0].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.815ns  (logic 0.524ns (13.734%)  route 3.291ns (86.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 11.938 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( 7.742 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.806     7.742    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.524     8.266 r  dac_counter_reg[0]/Q
                         net (fo=6, routed)           3.291    11.558    dac_io/inst/data_out_from_device[0]
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587    11.938    dac_io/inst/clk_in
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/C
                         clock pessimism              0.552    12.490    
                         clock uncertainty           -0.074    12.416    
    OLOGIC_X1Y90         ODDR (Setup_oddr_C_D1)      -0.834    11.582    dac_io/inst/pins[0].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 dac_counter_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[2].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.620ns  (logic 0.484ns (13.371%)  route 3.136ns (86.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 11.938 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( 7.742 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.806     7.742    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.484     8.226 r  dac_counter_reg[2]/Q
                         net (fo=6, routed)           3.136    11.362    dac_io/inst/data_out_from_device[14]
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587    11.938    dac_io/inst/clk_in
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/C
                         clock pessimism              0.552    12.490    
                         clock uncertainty           -0.074    12.416    
    OLOGIC_X1Y89         ODDR (Setup_oddr_C_D2)      -1.008    11.408    dac_io/inst/pins[2].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 dac_counter_reg[9]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[9].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.783ns  (logic 0.422ns (11.154%)  route 3.361ns (88.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 11.935 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 7.569 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.633     7.569    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.422     7.991 r  dac_counter_reg[9]/Q
                         net (fo=5, routed)           3.361    11.353    dac_io/inst/data_out_from_device[9]
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.584    11.935    dac_io/inst/clk_in
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/C
                         clock pessimism              0.552    12.487    
                         clock uncertainty           -0.074    12.413    
    OLOGIC_X1Y86         ODDR (Setup_oddr_C_D1)      -1.009    11.404    dac_io/inst/pins[9].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 dac_counter_reg[9]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[9].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.781ns  (logic 0.422ns (11.160%)  route 3.359ns (88.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 11.935 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 7.569 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.633     7.569    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.422     7.991 r  dac_counter_reg[9]/Q
                         net (fo=5, routed)           3.359    11.351    dac_io/inst/data_out_from_device[21]
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.584    11.935    dac_io/inst/clk_in
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/C
                         clock pessimism              0.552    12.487    
                         clock uncertainty           -0.074    12.413    
    OLOGIC_X1Y86         ODDR (Setup_oddr_C_D2)      -1.009    11.404    dac_io/inst/pins[9].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 dac_counter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[1].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.755ns  (logic 0.524ns (13.955%)  route 3.231ns (86.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 11.938 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( 7.742 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.806     7.742    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.524     8.266 r  dac_counter_reg[1]/Q
                         net (fo=6, routed)           3.231    11.497    dac_io/inst/data_out_from_device[1]
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587    11.938    dac_io/inst/clk_in
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/C
                         clock pessimism              0.552    12.490    
                         clock uncertainty           -0.074    12.416    
    OLOGIC_X1Y88         ODDR (Setup_oddr_C_D1)      -0.834    11.582    dac_io/inst/pins[1].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 dac_counter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[1].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.755ns  (logic 0.524ns (13.955%)  route 3.231ns (86.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 11.938 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( 7.742 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.806     7.742    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.524     8.266 r  dac_counter_reg[1]/Q
                         net (fo=6, routed)           3.231    11.497    dac_io/inst/data_out_from_device[13]
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587    11.938    dac_io/inst/clk_in
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/C
                         clock pessimism              0.552    12.490    
                         clock uncertainty           -0.074    12.416    
    OLOGIC_X1Y88         ODDR (Setup_oddr_C_D2)      -0.834    11.582    dac_io/inst/pins[1].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 dac_counter_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[8].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.713ns  (logic 0.524ns (14.111%)  route 3.189ns (85.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 11.939 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( 7.742 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.806     7.742    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.524     8.266 r  dac_counter_reg[8]/Q
                         net (fo=5, routed)           3.189    11.455    dac_io/inst/data_out_from_device[8]
    OLOGIC_X1Y96         ODDR                                         r  dac_io/inst/pins[8].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.588    11.939    dac_io/inst/clk_in
    OLOGIC_X1Y96         ODDR                                         r  dac_io/inst/pins[8].oddr_inst/C
                         clock pessimism              0.552    12.491    
                         clock uncertainty           -0.074    12.417    
    OLOGIC_X1Y96         ODDR (Setup_oddr_C_D1)      -0.834    11.583    dac_io/inst/pins[8].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 dac_counter_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[0].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.677ns  (logic 0.524ns (14.251%)  route 3.153ns (85.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 11.938 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( 7.742 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.806     7.742    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.524     8.266 r  dac_counter_reg[0]/Q
                         net (fo=6, routed)           3.153    11.419    dac_io/inst/data_out_from_device[12]
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587    11.938    dac_io/inst/clk_in
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/C
                         clock pessimism              0.552    12.490    
                         clock uncertainty           -0.074    12.416    
    OLOGIC_X1Y90         ODDR (Setup_oddr_C_D2)      -0.834    11.582    dac_io/inst/pins[0].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                         -11.419    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 dac_counter_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_io/inst/pins[8].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk_out1_clk_wiz_0 rise@13.888ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        3.588ns  (logic 0.524ns (14.603%)  route 3.064ns (85.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 11.939 - 13.888 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( 7.742 - 8.928 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.806     7.742    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.524     8.266 r  dac_counter_reg[8]/Q
                         net (fo=5, routed)           3.064    11.330    dac_io/inst/data_out_from_device[20]
    OLOGIC_X1Y96         ODDR                                         r  dac_io/inst/pins[8].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.888    13.888 r  
    W19                                               0.000    13.888 r  okUH[0] (IN)
                         net (fo=0)                   0.000    13.888    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    14.791 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    15.953    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     8.630 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    10.260    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.351 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    12.031    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.337 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.260    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.351 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.588    11.939    dac_io/inst/clk_in
    OLOGIC_X1Y96         ODDR                                         r  dac_io/inst/pins[8].oddr_inst/C
                         clock pessimism              0.552    12.491    
                         clock uncertainty           -0.074    12.417    
    OLOGIC_X1Y96         ODDR (Setup_oddr_C_D2)      -0.834    11.583    dac_io/inst/pins[8].oddr_inst
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 dac_counter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            tx_done_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        0.810ns  (logic 0.212ns (26.187%)  route 0.598ns (73.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 8.115 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 8.410 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631     8.410    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.167     8.577 f  dac_counter_reg[1]/Q
                         net (fo=6, routed)           0.598     9.174    dac_counter_reg_n_0_[1]
    SLICE_X13Y52         LUT4 (Prop_lut4_I2_O)        0.045     9.219 r  tx_done_i_1/O
                         net (fo=1, routed)           0.000     9.219    tx_done_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.845     8.115    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
                         clock pessimism              0.504     8.618    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.098     8.716    tx_done_reg
  -------------------------------------------------------------------
                         required time                         -8.716    
                         arrival time                           9.219    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 dac_counter_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_counter_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        0.665ns  (logic 0.212ns (31.876%)  route 0.453ns (68.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 8.410 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631     8.410    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.167     8.577 f  dac_counter_reg[0]/Q
                         net (fo=6, routed)           0.335     8.912    dac_counter_reg_n_0_[0]
    SLICE_X46Y50         LUT1 (Prop_lut1_I0_O)        0.045     8.957 r  dac_counter[0]_i_1/O
                         net (fo=1, routed)           0.118     9.075    dac_counter[0]_i_1_n_0
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.234     8.410    
    SLICE_X46Y49         FDSE (Hold_fdse_C_D)         0.079     8.489    dac_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.489    
                         arrival time                           9.075    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 dac_counter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_counter_reg[9]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        0.983ns  (logic 0.255ns (25.929%)  route 0.728ns (74.072%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 8.106 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 8.410 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631     8.410    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.167     8.577 f  dac_counter_reg[1]/Q
                         net (fo=6, routed)           0.309     8.886    dac_counter_reg_n_0_[1]
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.045     8.931 r  dac_counter[11]_i_3/O
                         net (fo=12, routed)          0.419     9.350    dac_counter[11]_i_3_n_0
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.043     9.393 r  dac_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.393    dac_counter[9]_i_1_n_0
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836     8.106    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.504     8.609    
    SLICE_X49Y50         FDSE (Hold_fdse_C_D)         0.114     8.723    dac_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.723    
                         arrival time                           9.393    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 dac_counter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_counter_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        0.985ns  (logic 0.257ns (26.079%)  route 0.728ns (73.921%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 8.106 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 8.410 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631     8.410    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.167     8.577 f  dac_counter_reg[1]/Q
                         net (fo=6, routed)           0.309     8.886    dac_counter_reg_n_0_[1]
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.045     8.931 r  dac_counter[11]_i_3/O
                         net (fo=12, routed)          0.419     9.350    dac_counter[11]_i_3_n_0
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     9.395 r  dac_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.395    dac_counter[5]_i_1_n_0
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836     8.106    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.504     8.609    
    SLICE_X49Y50         FDSE (Hold_fdse_C_D)         0.114     8.723    dac_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.723    
                         arrival time                           9.395    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 dac_counter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_counter_reg[4]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        0.985ns  (logic 0.257ns (26.079%)  route 0.728ns (73.921%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 8.106 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 8.410 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631     8.410    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.167     8.577 f  dac_counter_reg[1]/Q
                         net (fo=6, routed)           0.309     8.886    dac_counter_reg_n_0_[1]
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.045     8.931 r  dac_counter[11]_i_3/O
                         net (fo=12, routed)          0.419     9.350    dac_counter[11]_i_3_n_0
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     9.395 r  dac_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.395    dac_counter[4]_i_1_n_0
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836     8.106    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.504     8.609    
    SLICE_X49Y50         FDSE (Hold_fdse_C_D)         0.099     8.708    dac_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.708    
                         arrival time                           9.395    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 dac_counter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_counter_reg[6]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        0.985ns  (logic 0.257ns (26.079%)  route 0.728ns (73.921%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 8.106 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 8.410 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.631     8.410    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDSE (Prop_fdse_C_Q)         0.167     8.577 f  dac_counter_reg[1]/Q
                         net (fo=6, routed)           0.309     8.886    dac_counter_reg_n_0_[1]
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.045     8.931 r  dac_counter[11]_i_3/O
                         net (fo=12, routed)          0.419     9.350    dac_counter[11]_i_3_n_0
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     9.395 r  dac_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.395    dac_counter[6]_i_1_n_0
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836     8.106    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.504     8.609    
    SLICE_X49Y50         FDSE (Hold_fdse_C_D)         0.099     8.708    dac_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.708    
                         arrival time                           9.395    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 dac_counter_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_counter_reg[2]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        1.101ns  (logic 0.281ns (25.530%)  route 0.820ns (74.471%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 8.343 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.565     8.343    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.146     8.489 f  dac_counter_reg[4]/Q
                         net (fo=5, routed)           0.249     8.738    dac_counter_reg_n_0_[4]
    SLICE_X53Y52         LUT4 (Prop_lut4_I3_O)        0.045     8.783 r  dac_counter[11]_i_6/O
                         net (fo=2, routed)           0.063     8.846    dac_counter[11]_i_6_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.045     8.891 r  dac_counter[11]_i_3/O
                         net (fo=12, routed)          0.406     9.297    dac_counter[11]_i_3_n_0
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     9.342 r  dac_counter[2]_i_1/O
                         net (fo=1, routed)           0.102     9.444    dac_counter[2]_i_1_n_0
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.504     8.679    
    SLICE_X46Y49         FDSE (Hold_fdse_C_D)         0.068     8.747    dac_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.747    
                         arrival time                           9.444    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 dac_counter_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_counter_reg[0]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        1.033ns  (logic 0.281ns (27.215%)  route 0.752ns (72.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 8.343 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.565     8.343    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.146     8.489 f  dac_counter_reg[4]/Q
                         net (fo=5, routed)           0.249     8.738    dac_counter_reg_n_0_[4]
    SLICE_X53Y52         LUT4 (Prop_lut4_I3_O)        0.045     8.783 r  dac_counter[11]_i_6/O
                         net (fo=2, routed)           0.063     8.846    dac_counter[11]_i_6_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.045     8.891 r  dac_counter[11]_i_3/O
                         net (fo=12, routed)          0.329     9.220    dac_counter[11]_i_3_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.045     9.265 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111     9.376    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.504     8.679    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012     8.667    dac_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.667    
                         arrival time                           9.376    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 dac_counter_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_counter_reg[10]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        1.033ns  (logic 0.281ns (27.215%)  route 0.752ns (72.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 8.343 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.565     8.343    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.146     8.489 f  dac_counter_reg[4]/Q
                         net (fo=5, routed)           0.249     8.738    dac_counter_reg_n_0_[4]
    SLICE_X53Y52         LUT4 (Prop_lut4_I3_O)        0.045     8.783 r  dac_counter[11]_i_6/O
                         net (fo=2, routed)           0.063     8.846    dac_counter[11]_i_6_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.045     8.891 r  dac_counter[11]_i_3/O
                         net (fo=12, routed)          0.329     9.220    dac_counter[11]_i_3_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.045     9.265 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111     9.376    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.504     8.679    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012     8.667    dac_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.667    
                         arrival time                           9.376    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 dac_counter_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_counter_reg[11]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.928ns - clk_out1_clk_wiz_0 fall@8.928ns)
  Data Path Delay:        1.033ns  (logic 0.281ns (27.215%)  route 0.752ns (72.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 8.343 - 8.928 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     9.193 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     9.633    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     7.258 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     7.753    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.779 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     8.401    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     7.105 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     7.753    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.779 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.565     8.343    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.146     8.489 f  dac_counter_reg[4]/Q
                         net (fo=5, routed)           0.249     8.738    dac_counter_reg_n_0_[4]
    SLICE_X53Y52         LUT4 (Prop_lut4_I3_O)        0.045     8.783 r  dac_counter[11]_i_6/O
                         net (fo=2, routed)           0.063     8.846    dac_counter[11]_i_6_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.045     8.891 r  dac_counter[11]_i_3/O
                         net (fo=12, routed)          0.329     9.220    dac_counter[11]_i_3_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.045     9.265 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111     9.376    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.504     8.679    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012     8.667    dac_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.667    
                         arrival time                           9.376    
  -------------------------------------------------------------------
                         slack                                  0.709    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 3.968 8.928 }
Period(ns):         9.920
Sources:            { phy_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y1    phy_pll/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         9.920       8.446      OLOGIC_X1Y90     dac_io/inst/pins[0].oddr_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         9.920       8.446      OLOGIC_X1Y95     dac_io/inst/pins[10].oddr_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         9.920       8.446      OLOGIC_X1Y85     dac_io/inst/pins[11].oddr_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         9.920       8.446      OLOGIC_X1Y88     dac_io/inst/pins[1].oddr_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         9.920       8.446      OLOGIC_X1Y89     dac_io/inst/pins[2].oddr_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         9.920       8.446      OLOGIC_X1Y87     dac_io/inst/pins[3].oddr_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         9.920       8.446      OLOGIC_X1Y68     dac_io/inst/pins[4].oddr_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         9.920       8.446      OLOGIC_X1Y70     dac_io/inst/pins[5].oddr_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         9.920       8.446      OLOGIC_X1Y67     dac_io/inst/pins[6].oddr_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.960       4.460      SLICE_X46Y49     dac_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { phy_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y3    phy_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y0  phy_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y2    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clkp
  To Clock:  sys_clkp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clkp
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_enc_clk
  To Clock:  clk_out1_enc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_enc_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   enc_clk_inst/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X0Y18     adc_impl/adc_enc_impl/adc_enc_oddr/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_enc_clk
  To Clock:  clk_out2_enc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.580ns (34.529%)  route 1.100ns (65.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     6.504 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.709     7.213    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.728    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510    10.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
                         clock pessimism              0.340    11.048    
                         clock uncertainty           -0.060    10.988    
    SLICE_X44Y63         FDCE (Setup_fdce_C_CE)      -0.205    10.783    adc_impl/reset_idelay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.580ns (34.529%)  route 1.100ns (65.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     6.504 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.709     7.213    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.728    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510    10.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
                         clock pessimism              0.340    11.048    
                         clock uncertainty           -0.060    10.988    
    SLICE_X44Y63         FDCE (Setup_fdce_C_CE)      -0.205    10.783    adc_impl/reset_idelay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.580ns (34.529%)  route 1.100ns (65.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     6.504 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.709     7.213    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.728    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510    10.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
                         clock pessimism              0.340    11.048    
                         clock uncertainty           -0.060    10.988    
    SLICE_X44Y63         FDCE (Setup_fdce_C_CE)      -0.205    10.783    adc_impl/reset_idelay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.580ns (34.529%)  route 1.100ns (65.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     6.504 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.709     7.213    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.728    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510    10.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
                         clock pessimism              0.340    11.048    
                         clock uncertainty           -0.060    10.988    
    SLICE_X44Y63         FDCE (Setup_fdce_C_CE)      -0.205    10.783    adc_impl/reset_idelay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.580ns (34.529%)  route 1.100ns (65.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     6.504 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.709     7.213    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.728    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y63         FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510    10.708    adc_impl/clk_out2
    SLICE_X44Y63         FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C
                         clock pessimism              0.340    11.048    
                         clock uncertainty           -0.060    10.988    
    SLICE_X44Y63         FDPE (Setup_fdpe_C_CE)      -0.205    10.783    adc_impl/reset_idelay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.580ns (32.619%)  route 1.198ns (67.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 10.709 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     6.504 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.709     7.213    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.489     7.826    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y62         FDPE                                         r  adc_impl/reset_idelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.511    10.709    adc_impl/clk_out2
    SLICE_X44Y62         FDPE                                         r  adc_impl/reset_idelay_reg/C
                         clock pessimism              0.315    11.024    
                         clock uncertainty           -0.060    10.964    
    SLICE_X44Y62         FDPE (Setup_fdpe_C_D)       -0.067    10.897    adc_impl/reset_idelay_reg
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.580ns (36.036%)  route 1.029ns (63.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     6.504 f  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           1.029     7.534    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT1 (Prop_lut1_I0_O)        0.124     7.658 r  adc_impl/reset_idelay_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.658    adc_impl/reset_idelay_cnt0[0]
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510    10.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
                         clock pessimism              0.340    11.048    
                         clock uncertainty           -0.060    10.988    
    SLICE_X44Y63         FDCE (Setup_fdce_C_D)        0.029    11.017    adc_impl/reset_idelay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.017    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.606ns (37.053%)  route 1.029ns (62.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.456     6.504 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           1.029     7.534    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.150     7.684 r  adc_impl/reset_idelay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.684    adc_impl/reset_idelay_cnt[1]_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510    10.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
                         clock pessimism              0.340    11.048    
                         clock uncertainty           -0.060    10.988    
    SLICE_X44Y63         FDCE (Setup_fdce_C_D)        0.075    11.063    adc_impl/reset_idelay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.718ns (45.617%)  route 0.856ns (54.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.419     6.467 r  adc_impl/reset_idelay_cnt_reg[1]/Q
                         net (fo=5, routed)           0.856     7.323    adc_impl/reset_idelay_cnt_reg[1]
    SLICE_X44Y63         LUT5 (Prop_lut5_I3_O)        0.299     7.622 r  adc_impl/reset_idelay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.622    adc_impl/reset_idelay_cnt0[4]
    SLICE_X44Y63         FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510    10.708    adc_impl/clk_out2
    SLICE_X44Y63         FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C
                         clock pessimism              0.340    11.048    
                         clock uncertainty           -0.060    10.988    
    SLICE_X44Y63         FDPE (Setup_fdpe_C_D)        0.031    11.019    adc_impl/reset_idelay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk rise@5.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 10.708 - 5.000 ) 
    Source Clock Delay      (SCD):    6.048ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.419     6.467 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.704     7.171    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.324     7.495 r  adc_impl/reset_idelay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.495    adc_impl/reset_idelay_cnt0[3]
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510    10.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
                         clock pessimism              0.340    11.048    
                         clock uncertainty           -0.060    10.988    
    SLICE_X44Y63         FDCE (Setup_fdce_C_D)        0.075    11.063    adc_impl/reset_idelay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  3.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.903%)  route 0.185ns (50.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     2.299 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.185     2.484    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.043     2.527 r  adc_impl/reset_idelay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.527    adc_impl/reset_idelay_cnt0[3]
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.833     2.562    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X44Y63         FDCE (Hold_fdce_C_D)         0.107     2.265    adc_impl/reset_idelay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.128     2.286 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.136     2.422    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.098     2.520 r  adc_impl/reset_idelay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.520    adc_impl/reset_idelay_cnt0[4]
    SLICE_X44Y63         FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.833     2.562    adc_impl/clk_out2
    SLICE_X44Y63         FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X44Y63         FDPE (Hold_fdpe_C_D)         0.092     2.250    adc_impl/reset_idelay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.174%)  route 0.185ns (49.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     2.299 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.185     2.484    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT3 (Prop_lut3_I0_O)        0.045     2.529 r  adc_impl/reset_idelay_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.529    adc_impl/reset_idelay_cnt0[2]
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.833     2.562    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X44Y63         FDCE (Hold_fdce_C_D)         0.092     2.250    adc_impl/reset_idelay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.230ns (54.758%)  route 0.190ns (45.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.128     2.286 r  adc_impl/reset_idelay_cnt_reg[1]/Q
                         net (fo=5, routed)           0.190     2.476    adc_impl/reset_idelay_cnt_reg[1]
    SLICE_X44Y63         LUT2 (Prop_lut2_I1_O)        0.102     2.578 r  adc_impl/reset_idelay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.578    adc_impl/reset_idelay_cnt[1]_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.833     2.562    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X44Y63         FDCE (Hold_fdce_C_D)         0.107     2.265    adc_impl/reset_idelay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.124%)  route 0.329ns (63.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     2.299 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.147     2.446    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.491 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.182     2.673    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y62         FDPE                                         r  adc_impl/reset_idelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.834     2.563    adc_impl/clk_out2
    SLICE_X44Y62         FDPE                                         r  adc_impl/reset_idelay_reg/C
                         clock pessimism             -0.388     2.174    
    SLICE_X44Y62         FDPE (Hold_fdpe_C_D)         0.070     2.244    adc_impl/reset_idelay_reg
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.776%)  route 0.381ns (67.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     2.299 f  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.381     2.681    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.726 r  adc_impl/reset_idelay_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.726    adc_impl/reset_idelay_cnt0[0]
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.833     2.562    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X44Y63         FDCE (Hold_fdce_C_D)         0.091     2.249    adc_impl/reset_idelay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.386%)  route 0.275ns (59.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     2.299 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.147     2.446    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.491 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.128     2.619    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.833     2.562    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X44Y63         FDCE (Hold_fdce_C_CE)       -0.039     2.119    adc_impl/reset_idelay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.386%)  route 0.275ns (59.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     2.299 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.147     2.446    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.491 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.128     2.619    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.833     2.562    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X44Y63         FDCE (Hold_fdce_C_CE)       -0.039     2.119    adc_impl/reset_idelay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.386%)  route 0.275ns (59.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     2.299 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.147     2.446    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.491 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.128     2.619    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.833     2.562    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X44Y63         FDCE (Hold_fdce_C_CE)       -0.039     2.119    adc_impl/reset_idelay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk rise@0.000ns - clk_out2_enc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.386%)  route 0.275ns (59.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.564     2.158    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDCE (Prop_fdce_C_Q)         0.141     2.299 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.147     2.446    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.491 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.128     2.619    adc_impl/reset_idelay_i_1_n_0
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.833     2.562    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X44Y63         FDCE (Hold_fdce_C_CE)       -0.039     2.119    adc_impl/reset_idelay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.500    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_enc_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  adc_impl/idelay_adc/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   enc_clk_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X44Y62     adc_impl/reset_idelay_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  adc_impl/idelay_adc/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X44Y63     adc_impl/reset_idelay_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_enc_clk
  To Clock:  clkfbout_enc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_enc_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  adc_data_clk

Setup :           36  Failing Endpoints,  Worst Slack       -3.533ns,  Total Violation     -116.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.533ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            FSM_sequential_main_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        8.009ns  (logic 0.707ns (8.828%)  route 7.302ns (91.172%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 3603.191 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 f  tx_done_reg/Q
                         net (fo=4, routed)           4.422  3603.502    tx_done
    SLICE_X12Y49         LUT4 (Prop_lut4_I1_O)        0.124  3603.626 r  FSM_sequential_main_state[1]_i_2/O
                         net (fo=1, routed)           2.880  3606.506    FSM_sequential_main_state[1]_i_2_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124  3606.630 r  FSM_sequential_main_state[1]_i_1/O
                         net (fo=1, routed)           0.000  3606.630    FSM_sequential_main_state[1]_i_1_n_0
    SLICE_X12Y49         FDRE                                         r  FSM_sequential_main_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.840  3603.191    adc_data_clk
    SLICE_X12Y49         FDRE                                         r  FSM_sequential_main_state_reg[1]/C
                         clock pessimism              0.000  3603.191    
                         clock uncertainty           -0.171  3603.020    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)        0.077  3603.097    FSM_sequential_main_state_reg[1]
  -------------------------------------------------------------------
                         required time                       3603.097    
                         arrival time                       -3606.630    
  -------------------------------------------------------------------
                         slack                                 -3.533    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        7.454ns  (logic 0.583ns (7.821%)  route 6.871ns (92.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 3603.114 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 r  tx_done_reg/Q
                         net (fo=4, routed)           4.750  3603.830    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124  3603.954 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          2.120  3606.074    rx_sample_counter[32]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  rx_sample_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.763  3603.114    adc_data_clk
    SLICE_X4Y48          FDRE                                         r  rx_sample_counter_reg[11]/C
                         clock pessimism              0.000  3603.114    
                         clock uncertainty           -0.171  3602.943    
    SLICE_X4Y48          FDRE (Setup_fdre_C_CE)      -0.205  3602.738    rx_sample_counter_reg[11]
  -------------------------------------------------------------------
                         required time                       3602.738    
                         arrival time                       -3606.075    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        7.454ns  (logic 0.583ns (7.821%)  route 6.871ns (92.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 3603.114 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 r  tx_done_reg/Q
                         net (fo=4, routed)           4.750  3603.830    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124  3603.954 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          2.120  3606.074    rx_sample_counter[32]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  rx_sample_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.763  3603.114    adc_data_clk
    SLICE_X4Y48          FDRE                                         r  rx_sample_counter_reg[16]/C
                         clock pessimism              0.000  3603.114    
                         clock uncertainty           -0.171  3602.943    
    SLICE_X4Y48          FDRE (Setup_fdre_C_CE)      -0.205  3602.738    rx_sample_counter_reg[16]
  -------------------------------------------------------------------
                         required time                       3602.738    
                         arrival time                       -3606.075    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        7.443ns  (logic 0.583ns (7.832%)  route 6.860ns (92.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 3603.113 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 r  tx_done_reg/Q
                         net (fo=4, routed)           4.750  3603.830    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124  3603.954 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          2.110  3606.064    rx_sample_counter[32]_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  rx_sample_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.762  3603.113    adc_data_clk
    SLICE_X3Y47          FDRE                                         r  rx_sample_counter_reg[3]/C
                         clock pessimism              0.000  3603.113    
                         clock uncertainty           -0.171  3602.942    
    SLICE_X3Y47          FDRE (Setup_fdre_C_CE)      -0.205  3602.737    rx_sample_counter_reg[3]
  -------------------------------------------------------------------
                         required time                       3602.737    
                         arrival time                       -3606.064    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        7.443ns  (logic 0.583ns (7.832%)  route 6.860ns (92.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 3603.113 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 r  tx_done_reg/Q
                         net (fo=4, routed)           4.750  3603.830    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124  3603.954 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          2.110  3606.064    rx_sample_counter[32]_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  rx_sample_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.762  3603.113    adc_data_clk
    SLICE_X3Y47          FDRE                                         r  rx_sample_counter_reg[4]/C
                         clock pessimism              0.000  3603.113    
                         clock uncertainty           -0.171  3602.942    
    SLICE_X3Y47          FDRE (Setup_fdre_C_CE)      -0.205  3602.737    rx_sample_counter_reg[4]
  -------------------------------------------------------------------
                         required time                       3602.737    
                         arrival time                       -3606.064    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        7.443ns  (logic 0.583ns (7.832%)  route 6.860ns (92.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 3603.113 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 r  tx_done_reg/Q
                         net (fo=4, routed)           4.750  3603.830    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124  3603.954 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          2.110  3606.064    rx_sample_counter[32]_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  rx_sample_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.762  3603.113    adc_data_clk
    SLICE_X3Y47          FDRE                                         r  rx_sample_counter_reg[8]/C
                         clock pessimism              0.000  3603.113    
                         clock uncertainty           -0.171  3602.942    
    SLICE_X3Y47          FDRE (Setup_fdre_C_CE)      -0.205  3602.737    rx_sample_counter_reg[8]
  -------------------------------------------------------------------
                         required time                       3602.737    
                         arrival time                       -3606.064    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.311ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        7.427ns  (logic 0.583ns (7.849%)  route 6.844ns (92.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 3603.114 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 r  tx_done_reg/Q
                         net (fo=4, routed)           4.750  3603.830    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124  3603.954 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          2.094  3606.048    rx_sample_counter[32]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  rx_sample_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.763  3603.114    adc_data_clk
    SLICE_X5Y49          FDRE                                         r  rx_sample_counter_reg[21]/C
                         clock pessimism              0.000  3603.114    
                         clock uncertainty           -0.171  3602.943    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205  3602.738    rx_sample_counter_reg[21]
  -------------------------------------------------------------------
                         required time                       3602.738    
                         arrival time                       -3606.049    
  -------------------------------------------------------------------
                         slack                                 -3.311    

Slack (VIOLATED) :        -3.311ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        7.427ns  (logic 0.583ns (7.849%)  route 6.844ns (92.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 3603.114 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 r  tx_done_reg/Q
                         net (fo=4, routed)           4.750  3603.830    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124  3603.954 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          2.094  3606.048    rx_sample_counter[32]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  rx_sample_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.763  3603.114    adc_data_clk
    SLICE_X5Y49          FDRE                                         r  rx_sample_counter_reg[23]/C
                         clock pessimism              0.000  3603.114    
                         clock uncertainty           -0.171  3602.943    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205  3602.738    rx_sample_counter_reg[23]
  -------------------------------------------------------------------
                         required time                       3602.738    
                         arrival time                       -3606.049    
  -------------------------------------------------------------------
                         slack                                 -3.311    

Slack (VIOLATED) :        -3.311ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        7.427ns  (logic 0.583ns (7.849%)  route 6.844ns (92.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 3603.114 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 r  tx_done_reg/Q
                         net (fo=4, routed)           4.750  3603.830    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124  3603.954 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          2.094  3606.048    rx_sample_counter[32]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  rx_sample_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.763  3603.114    adc_data_clk
    SLICE_X5Y49          FDRE                                         r  rx_sample_counter_reg[28]/C
                         clock pessimism              0.000  3603.114    
                         clock uncertainty           -0.171  3602.943    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205  3602.738    rx_sample_counter_reg[28]
  -------------------------------------------------------------------
                         required time                       3602.738    
                         arrival time                       -3606.049    
  -------------------------------------------------------------------
                         slack                                 -3.311    

Slack (VIOLATED) :        -3.311ns  (required time - arrival time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (adc_data_clk rise@3600.000ns - clk_out1_clk_wiz_0 fall@3599.968ns)
  Data Path Delay:        7.427ns  (logic 0.583ns (7.849%)  route 6.844ns (92.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 3603.114 - 3600.000 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 3598.621 - 3599.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037  3601.005 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  3602.238    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069  3595.169 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710  3596.880    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3596.976 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807  3598.783    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  3594.861 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  3596.879    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3596.975 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.645  3598.621    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.459  3599.080 r  tx_done_reg/Q
                         net (fo=4, routed)           4.750  3603.830    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.124  3603.954 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          2.094  3606.048    rx_sample_counter[32]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  rx_sample_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973  3600.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459  3601.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  3602.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.763  3603.114    adc_data_clk
    SLICE_X5Y49          FDRE                                         r  rx_sample_counter_reg[31]/C
                         clock pessimism              0.000  3603.114    
                         clock uncertainty           -0.171  3602.943    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205  3602.738    rx_sample_counter_reg[31]
  -------------------------------------------------------------------
                         required time                       3602.738    
                         arrival time                       -3606.049    
  -------------------------------------------------------------------
                         slack                                 -3.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            FSM_sequential_main_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.288ns  (logic 0.570ns (9.065%)  route 5.718ns (90.935%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        5.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 2978.382 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 f  tx_done_reg/Q
                         net (fo=4, routed)           4.353  2977.717    adc_impl/adc_frame_impl/tx_done
    SLICE_X12Y49         LUT5 (Prop_lut5_I1_O)        0.100  2977.817 r  adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_2/O
                         net (fo=1, routed)           1.365  2979.181    adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_2_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.100  2979.281 r  adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_1/O
                         net (fo=1, routed)           0.000  2979.281    adc_impl_n_38
    SLICE_X12Y49         FDRE                                         r  FSM_sequential_main_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.882  2978.382    adc_data_clk
    SLICE_X12Y49         FDRE                                         r  FSM_sequential_main_state_reg[0]/C
                         clock pessimism              0.000  2978.382    
                         clock uncertainty            0.171  2978.553    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.333  2978.886    FSM_sequential_main_state_reg[0]
  -------------------------------------------------------------------
                         required time                      -2978.886    
                         arrival time                        2979.281    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            FSM_sequential_main_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.437ns  (logic 0.570ns (8.856%)  route 5.867ns (91.144%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        5.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 2978.380 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 r  tx_done_reg/Q
                         net (fo=4, routed)           3.817  2977.181    tx_done
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.100  2977.281 r  FSM_sequential_main_state[2]_i_2/O
                         net (fo=1, routed)           2.050  2979.331    FSM_sequential_main_state[2]_i_2_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.100  2979.431 r  FSM_sequential_main_state[2]_i_1/O
                         net (fo=1, routed)           0.000  2979.431    FSM_sequential_main_state[2]_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  FSM_sequential_main_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.880  2978.380    adc_data_clk
    SLICE_X10Y49         FDRE                                         r  FSM_sequential_main_state_reg[2]/C
                         clock pessimism              0.000  2978.380    
                         clock uncertainty            0.171  2978.551    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.330  2978.881    FSM_sequential_main_state_reg[2]
  -------------------------------------------------------------------
                         required time                      -2978.881    
                         arrival time                        2979.430    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.149ns  (logic 0.470ns (7.643%)  route 5.679ns (92.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 2978.304 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 r  tx_done_reg/Q
                         net (fo=4, routed)           4.043  2977.407    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.100  2977.507 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          1.636  2979.143    rx_sample_counter[32]_i_1_n_0
    SLICE_X3Y48          FDRE                                         r  rx_sample_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.804  2978.304    adc_data_clk
    SLICE_X3Y48          FDRE                                         r  rx_sample_counter_reg[14]/C
                         clock pessimism              0.000  2978.304    
                         clock uncertainty            0.171  2978.475    
    SLICE_X3Y48          FDRE (Hold_fdre_C_CE)       -0.045  2978.430    rx_sample_counter_reg[14]
  -------------------------------------------------------------------
                         required time                      -2978.430    
                         arrival time                        2979.143    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.149ns  (logic 0.470ns (7.643%)  route 5.679ns (92.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 2978.304 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 r  tx_done_reg/Q
                         net (fo=4, routed)           4.043  2977.407    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.100  2977.507 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          1.636  2979.143    rx_sample_counter[32]_i_1_n_0
    SLICE_X3Y48          FDRE                                         r  rx_sample_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.804  2978.304    adc_data_clk
    SLICE_X3Y48          FDRE                                         r  rx_sample_counter_reg[15]/C
                         clock pessimism              0.000  2978.304    
                         clock uncertainty            0.171  2978.475    
    SLICE_X3Y48          FDRE (Hold_fdre_C_CE)       -0.045  2978.430    rx_sample_counter_reg[15]
  -------------------------------------------------------------------
                         required time                      -2978.430    
                         arrival time                        2979.143    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.149ns  (logic 0.470ns (7.643%)  route 5.679ns (92.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 2978.304 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 r  tx_done_reg/Q
                         net (fo=4, routed)           4.043  2977.407    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.100  2977.507 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          1.636  2979.143    rx_sample_counter[32]_i_1_n_0
    SLICE_X3Y48          FDRE                                         r  rx_sample_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.804  2978.304    adc_data_clk
    SLICE_X3Y48          FDRE                                         r  rx_sample_counter_reg[9]/C
                         clock pessimism              0.000  2978.304    
                         clock uncertainty            0.171  2978.475    
    SLICE_X3Y48          FDRE (Hold_fdre_C_CE)       -0.045  2978.430    rx_sample_counter_reg[9]
  -------------------------------------------------------------------
                         required time                      -2978.430    
                         arrival time                        2979.143    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.156ns  (logic 0.470ns (7.635%)  route 5.686ns (92.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 2978.304 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 r  tx_done_reg/Q
                         net (fo=4, routed)           4.043  2977.407    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.100  2977.507 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          1.642  2979.150    rx_sample_counter[32]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  rx_sample_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.804  2978.304    adc_data_clk
    SLICE_X4Y47          FDRE                                         r  rx_sample_counter_reg[12]/C
                         clock pessimism              0.000  2978.304    
                         clock uncertainty            0.171  2978.475    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)       -0.045  2978.430    rx_sample_counter_reg[12]
  -------------------------------------------------------------------
                         required time                      -2978.430    
                         arrival time                        2979.149    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.156ns  (logic 0.470ns (7.635%)  route 5.686ns (92.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 2978.304 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 r  tx_done_reg/Q
                         net (fo=4, routed)           4.043  2977.407    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.100  2977.507 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          1.642  2979.150    rx_sample_counter[32]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  rx_sample_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.804  2978.304    adc_data_clk
    SLICE_X4Y47          FDRE                                         r  rx_sample_counter_reg[1]/C
                         clock pessimism              0.000  2978.304    
                         clock uncertainty            0.171  2978.475    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)       -0.045  2978.430    rx_sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                      -2978.430    
                         arrival time                        2979.149    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.156ns  (logic 0.470ns (7.635%)  route 5.686ns (92.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 2978.304 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 r  tx_done_reg/Q
                         net (fo=4, routed)           4.043  2977.407    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.100  2977.507 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          1.642  2979.150    rx_sample_counter[32]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  rx_sample_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.804  2978.304    adc_data_clk
    SLICE_X5Y47          FDRE                                         r  rx_sample_counter_reg[2]/C
                         clock pessimism              0.000  2978.304    
                         clock uncertainty            0.171  2978.475    
    SLICE_X5Y47          FDRE (Hold_fdre_C_CE)       -0.045  2978.430    rx_sample_counter_reg[2]
  -------------------------------------------------------------------
                         required time                      -2978.430    
                         arrival time                        2979.149    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.156ns  (logic 0.470ns (7.635%)  route 5.686ns (92.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 2978.304 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 r  tx_done_reg/Q
                         net (fo=4, routed)           4.043  2977.407    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.100  2977.507 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          1.642  2979.150    rx_sample_counter[32]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  rx_sample_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.804  2978.304    adc_data_clk
    SLICE_X4Y47          FDRE                                         r  rx_sample_counter_reg[5]/C
                         clock pessimism              0.000  2978.304    
                         clock uncertainty            0.171  2978.475    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)       -0.045  2978.430    rx_sample_counter_reg[5]
  -------------------------------------------------------------------
                         required time                      -2978.430    
                         arrival time                        2979.149    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 tx_done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            rx_sample_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.008ns  (adc_data_clk rise@2975.000ns - clk_out1_clk_wiz_0 fall@2975.008ns)
  Data Path Delay:        6.227ns  (logic 0.470ns (7.547%)  route 5.757ns (92.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 2978.304 - 2975.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 2972.994 - 2975.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.522  2972.994    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.370  2973.364 r  tx_done_reg/Q
                         net (fo=4, routed)           4.043  2977.407    tx_done
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.100  2977.507 r  rx_sample_counter[32]_i_1/O
                         net (fo=33, routed)          1.714  2979.221    rx_sample_counter[32]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  rx_sample_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.804  2978.304    adc_data_clk
    SLICE_X5Y48          FDRE                                         r  rx_sample_counter_reg[13]/C
                         clock pessimism              0.000  2978.304    
                         clock uncertainty            0.171  2978.475    
    SLICE_X5Y48          FDRE (Hold_fdre_C_CE)       -0.045  2978.430    rx_sample_counter_reg[13]
  -------------------------------------------------------------------
                         required time                      -2978.430    
                         arrival time                        2979.221    
  -------------------------------------------------------------------
                         slack                                  0.791    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.730     0.225    okHI/okClk
    OLOGIC_X0Y97         FDRE                                         r  okHI/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.730     0.225    okHI/okClk
    OLOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.730     0.225    okHI/okClk
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.729     0.224    okHI/okClk
    OLOGIC_X0Y95         FDRE                                         r  okHI/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.729     0.224    okHI/okClk
    OLOGIC_X0Y96         FDRE                                         r  okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.729     0.224    okHI/okClk
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.728     0.223    okHI/okClk
    OLOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.728     0.223    okHI/okClk
    OLOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.728     0.223    okHI/okClk
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.728     0.223    okHI/okClk
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.596     0.934    okHI/okClk
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.595     0.933    okHI/okClk
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 okHI/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  okHI/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    okHI/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.570     9.441    okHI/okClk
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    okHI/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.570     9.441    okHI/okClk
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    okHI/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.576     9.447    okHI/okClk
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( -0.482 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.567     9.438    okHI/okClk
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.438    
                         clock uncertainty           -0.171     9.267    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.011     9.256    okHI/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    okHI/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.576     9.447    okHI/okClk
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    okHI/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.574     9.445    okHI/okClk
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.034     9.034 r  okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.034    okHI/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.570     9.441    okHI/okClk
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.574     9.445    okHI/okClk
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    okHI/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.577     9.448    okHI/okClk
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.027     9.027 r  okHI/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.027    okHI/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.569     9.440    okHI/okClk
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.011     9.258    okHI/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.869    10.619    okHI/okClk
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.199    12.119 r  okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.119    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    okHI/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.207ns  (logic 0.207ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.207    12.127 r  okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.127    okHI/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    okHI/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    okHI/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.868    10.618    okHI/okClk
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.068    10.857    okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  okHI/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    okHI/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.869    10.619    okHI/okClk
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -6.979ns,  Total Violation      -83.261ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.979ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[4]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.197ns  (logic 0.580ns (48.460%)  route 0.617ns (51.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 2972.983 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.202  2979.588    dac_counter
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.511  2972.983    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  2972.983    
                         clock uncertainty           -0.171  2972.812    
    SLICE_X49Y50         FDSE (Setup_fdse_C_CE)      -0.202  2972.610    dac_counter_reg[4]
  -------------------------------------------------------------------
                         required time                       2972.610    
                         arrival time                       -2979.588    
  -------------------------------------------------------------------
                         slack                                 -6.979    

Slack (VIOLATED) :        -6.979ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[5]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.197ns  (logic 0.580ns (48.460%)  route 0.617ns (51.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 2972.983 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.202  2979.588    dac_counter
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.511  2972.983    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  2972.983    
                         clock uncertainty           -0.171  2972.812    
    SLICE_X49Y50         FDSE (Setup_fdse_C_CE)      -0.202  2972.610    dac_counter_reg[5]
  -------------------------------------------------------------------
                         required time                       2972.610    
                         arrival time                       -2979.588    
  -------------------------------------------------------------------
                         slack                                 -6.979    

Slack (VIOLATED) :        -6.979ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[6]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.197ns  (logic 0.580ns (48.460%)  route 0.617ns (51.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 2972.983 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.202  2979.588    dac_counter
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.511  2972.983    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  2972.983    
                         clock uncertainty           -0.171  2972.812    
    SLICE_X49Y50         FDSE (Setup_fdse_C_CE)      -0.202  2972.610    dac_counter_reg[6]
  -------------------------------------------------------------------
                         required time                       2972.610    
                         arrival time                       -2979.588    
  -------------------------------------------------------------------
                         slack                                 -6.979    

Slack (VIOLATED) :        -6.979ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[9]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.197ns  (logic 0.580ns (48.460%)  route 0.617ns (51.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 2972.983 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.202  2979.588    dac_counter
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.511  2972.983    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000  2972.983    
                         clock uncertainty           -0.171  2972.812    
    SLICE_X49Y50         FDSE (Setup_fdse_C_CE)      -0.202  2972.610    dac_counter_reg[9]
  -------------------------------------------------------------------
                         required time                       2972.610    
                         arrival time                       -2979.588    
  -------------------------------------------------------------------
                         slack                                 -6.979    

Slack (VIOLATED) :        -6.918ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[0]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.339ns  (logic 0.580ns (43.312%)  route 0.759ns (56.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 2973.147 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.344  2979.730    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676  2973.147    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  2973.147    
                         clock uncertainty           -0.171  2972.976    
    SLICE_X46Y49         FDSE (Setup_fdse_C_CE)      -0.164  2972.812    dac_counter_reg[0]
  -------------------------------------------------------------------
                         required time                       2972.812    
                         arrival time                       -2979.730    
  -------------------------------------------------------------------
                         slack                                 -6.918    

Slack (VIOLATED) :        -6.918ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[10]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.339ns  (logic 0.580ns (43.312%)  route 0.759ns (56.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 2973.147 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.344  2979.730    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676  2973.147    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000  2973.147    
                         clock uncertainty           -0.171  2972.976    
    SLICE_X46Y49         FDSE (Setup_fdse_C_CE)      -0.164  2972.812    dac_counter_reg[10]
  -------------------------------------------------------------------
                         required time                       2972.812    
                         arrival time                       -2979.730    
  -------------------------------------------------------------------
                         slack                                 -6.918    

Slack (VIOLATED) :        -6.918ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[11]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.339ns  (logic 0.580ns (43.312%)  route 0.759ns (56.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 2973.147 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.344  2979.730    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676  2973.147    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000  2973.147    
                         clock uncertainty           -0.171  2972.976    
    SLICE_X46Y49         FDSE (Setup_fdse_C_CE)      -0.164  2972.812    dac_counter_reg[11]
  -------------------------------------------------------------------
                         required time                       2972.812    
                         arrival time                       -2979.730    
  -------------------------------------------------------------------
                         slack                                 -6.918    

Slack (VIOLATED) :        -6.918ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[1]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.339ns  (logic 0.580ns (43.312%)  route 0.759ns (56.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 2973.147 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.344  2979.730    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676  2973.147    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  2973.147    
                         clock uncertainty           -0.171  2972.976    
    SLICE_X46Y49         FDSE (Setup_fdse_C_CE)      -0.164  2972.812    dac_counter_reg[1]
  -------------------------------------------------------------------
                         required time                       2972.812    
                         arrival time                       -2979.730    
  -------------------------------------------------------------------
                         slack                                 -6.918    

Slack (VIOLATED) :        -6.918ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[2]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.339ns  (logic 0.580ns (43.312%)  route 0.759ns (56.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 2973.147 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.344  2979.730    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676  2973.147    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  2973.147    
                         clock uncertainty           -0.171  2972.976    
    SLICE_X46Y49         FDSE (Setup_fdse_C_CE)      -0.164  2972.812    dac_counter_reg[2]
  -------------------------------------------------------------------
                         required time                       2972.812    
                         arrival time                       -2979.730    
  -------------------------------------------------------------------
                         slack                                 -6.918    

Slack (VIOLATED) :        -6.918ns  (required time - arrival time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[3]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 fall@2975.008ns - adc_data_clk rise@2975.000ns)
  Data Path Delay:        1.339ns  (logic 0.580ns (43.312%)  route 0.759ns (56.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 2973.147 - 2975.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 2978.391 - 2975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   2975.000  2975.000 r  
    W11                                               0.000  2975.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  2975.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  2976.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  2976.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  2977.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  2978.391    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456  2978.847 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.415  2979.262    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124  2979.386 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.344  2979.730    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   2975.008  2975.008 f  
    W19                                               0.000  2975.008 f  okUH[0] (IN)
                         net (fo=0)                   0.000  2975.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  2975.911 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  2977.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  2969.750 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  2971.380    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  2973.151    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  2969.457 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  2971.380    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2971.471 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676  2973.147    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  2973.147    
                         clock uncertainty           -0.171  2972.976    
    SLICE_X46Y49         FDSE (Setup_fdse_C_CE)      -0.164  2972.812    dac_counter_reg[3]
  -------------------------------------------------------------------
                         required time                       2972.812    
                         arrival time                       -2979.730    
  -------------------------------------------------------------------
                         slack                                 -6.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[0]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.070%)  route 0.256ns (57.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 3599.216 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111  3601.662    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906  3599.215    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.215    
                         clock uncertainty            0.171  3599.386    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012  3599.375    dac_counter_reg[0]
  -------------------------------------------------------------------
                         required time                      -3599.375    
                         arrival time                        3601.662    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[10]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.070%)  route 0.256ns (57.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 3599.216 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111  3601.662    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906  3599.215    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.215    
                         clock uncertainty            0.171  3599.386    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012  3599.375    dac_counter_reg[10]
  -------------------------------------------------------------------
                         required time                      -3599.375    
                         arrival time                        3601.662    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[11]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.070%)  route 0.256ns (57.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 3599.216 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111  3601.662    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906  3599.215    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.215    
                         clock uncertainty            0.171  3599.386    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012  3599.375    dac_counter_reg[11]
  -------------------------------------------------------------------
                         required time                      -3599.375    
                         arrival time                        3601.662    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[1]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.070%)  route 0.256ns (57.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 3599.216 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111  3601.662    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906  3599.215    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.215    
                         clock uncertainty            0.171  3599.386    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012  3599.375    dac_counter_reg[1]
  -------------------------------------------------------------------
                         required time                      -3599.375    
                         arrival time                        3601.662    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[2]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.070%)  route 0.256ns (57.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 3599.216 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111  3601.662    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906  3599.215    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.215    
                         clock uncertainty            0.171  3599.386    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012  3599.375    dac_counter_reg[2]
  -------------------------------------------------------------------
                         required time                      -3599.375    
                         arrival time                        3601.662    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[3]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.070%)  route 0.256ns (57.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 3599.216 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111  3601.662    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906  3599.215    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.215    
                         clock uncertainty            0.171  3599.386    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012  3599.375    dac_counter_reg[3]
  -------------------------------------------------------------------
                         required time                      -3599.375    
                         arrival time                        3601.662    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[7]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.070%)  route 0.256ns (57.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 3599.216 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111  3601.662    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906  3599.215    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.215    
                         clock uncertainty            0.171  3599.386    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012  3599.375    dac_counter_reg[7]
  -------------------------------------------------------------------
                         required time                      -3599.375    
                         arrival time                        3601.662    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[8]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.070%)  route 0.256ns (57.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 3599.216 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.111  3601.662    dac_counter
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906  3599.215    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.215    
                         clock uncertainty            0.171  3599.386    
    SLICE_X46Y49         FDSE (Hold_fdse_C_CE)       -0.012  3599.375    dac_counter_reg[8]
  -------------------------------------------------------------------
                         required time                      -3599.375    
                         arrival time                        3601.662    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.333ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[4]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.633%)  route 0.213ns (53.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 3599.146 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.068  3601.618    dac_counter
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836  3599.146    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.146    
                         clock uncertainty            0.171  3599.317    
    SLICE_X49Y50         FDSE (Hold_fdse_C_CE)       -0.032  3599.285    dac_counter_reg[4]
  -------------------------------------------------------------------
                         required time                      -3599.285    
                         arrival time                        3601.618    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (arrival time - required time)
  Source:                 tx_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_counter_reg[5]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 fall@3599.968ns - adc_data_clk rise@3600.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.633%)  route 0.213ns (53.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 3599.146 - 3599.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 3601.219 - 3600.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   3600.000  3600.000 r  
    W11                                               0.000  3600.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  3600.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444  3600.445 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206  3600.651    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271  3600.922 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298  3601.220    adc_data_clk
    SLICE_X47Y49         FDRE                                         r  tx_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141  3601.361 r  tx_en_reg_replica/Q
                         net (fo=1, routed)           0.145  3601.506    tx_en_reg_n_0_repN
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045  3601.551 r  dac_counter[11]_i_1/O
                         net (fo=12, routed)          0.068  3601.618    dac_counter
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                   3599.968  3599.968 f  
    W19                                               0.000  3599.968 f  okUH[0] (IN)
                         net (fo=0)                   0.000  3599.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455  3600.423 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  3600.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161  3597.741 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540  3598.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896  3599.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  3597.581 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  3598.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029  3598.310 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836  3599.146    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  3599.146    
                         clock uncertainty            0.171  3599.317    
    SLICE_X49Y50         FDSE (Hold_fdse_C_CE)       -0.032  3599.285    dac_counter_reg[5]
  -------------------------------------------------------------------
                         required time                      -3599.285    
                         arrival time                        3601.618    
  -------------------------------------------------------------------
                         slack                                  2.333    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.975ns  (logic 0.456ns (15.329%)  route 2.519ns (84.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 6.903 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.519     3.193    ep00data
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.511     6.903    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.447    
                         clock uncertainty           -0.213     7.234    
    SLICE_X49Y50         FDSE (Setup_fdse_C_S)       -0.426     6.808    dac_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[5]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.975ns  (logic 0.456ns (15.329%)  route 2.519ns (84.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 6.903 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.519     3.193    ep00data
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.511     6.903    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.447    
                         clock uncertainty           -0.213     7.234    
    SLICE_X49Y50         FDSE (Setup_fdse_C_S)       -0.426     6.808    dac_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.975ns  (logic 0.456ns (15.329%)  route 2.519ns (84.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 6.903 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.519     3.193    ep00data
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.511     6.903    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.447    
                         clock uncertainty           -0.213     7.234    
    SLICE_X49Y50         FDSE (Setup_fdse_C_S)       -0.426     6.808    dac_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[9]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.975ns  (logic 0.456ns (15.329%)  route 2.519ns (84.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 6.903 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.519     3.193    ep00data
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.511     6.903    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.447    
                         clock uncertainty           -0.213     7.234    
    SLICE_X49Y50         FDSE (Setup_fdse_C_S)       -0.426     6.808    dac_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 7.067 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.063     2.737    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676     7.067    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.612    
                         clock uncertainty           -0.213     7.399    
    SLICE_X46Y49         FDSE (Setup_fdse_C_S)       -0.519     6.880    dac_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[10]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 7.067 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.063     2.737    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676     7.067    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.612    
                         clock uncertainty           -0.213     7.399    
    SLICE_X46Y49         FDSE (Setup_fdse_C_S)       -0.519     6.880    dac_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 7.067 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.063     2.737    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676     7.067    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.612    
                         clock uncertainty           -0.213     7.399    
    SLICE_X46Y49         FDSE (Setup_fdse_C_S)       -0.519     6.880    dac_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[1]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 7.067 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.063     2.737    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676     7.067    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.612    
                         clock uncertainty           -0.213     7.399    
    SLICE_X46Y49         FDSE (Setup_fdse_C_S)       -0.519     6.880    dac_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 7.067 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.063     2.737    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676     7.067    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.612    
                         clock uncertainty           -0.213     7.399    
    SLICE_X46Y49         FDSE (Setup_fdse_C_S)       -0.519     6.880    dac_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[3]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 7.067 - 8.928 ) 
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.063     2.737    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     9.831 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    10.993    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     3.670 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     5.300    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.391 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     7.071    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.377 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.300    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.391 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.676     7.067    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.544     7.612    
                         clock uncertainty           -0.213     7.399    
    SLICE_X46Y49         FDSE (Setup_fdse_C_S)       -0.519     6.880    dac_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  4.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.605ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            tx_done_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.346%)  route 0.494ns (72.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 8.115 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.494    11.494    ep00data
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.045    11.539 r  tx_done_i_1/O
                         net (fo=1, routed)           0.000    11.539    tx_done_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.845     8.115    dac_clk_OBUF
    SLICE_X13Y52         FDRE                                         r  tx_done_reg/C  (IS_INVERTED)
                         clock pessimism              0.509     8.623    
                         clock uncertainty            0.213     8.836    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.098     8.934    tx_done_reg
  -------------------------------------------------------------------
                         required time                         -8.934    
                         arrival time                          11.539    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.749%)  route 0.965ns (87.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.965    11.965    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.509     8.684    
                         clock uncertainty            0.213     8.897    
    SLICE_X46Y49         FDSE (Hold_fdse_C_S)         0.013     8.910    dac_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.910    
                         arrival time                          11.965    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[10]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.749%)  route 0.965ns (87.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.965    11.965    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.509     8.684    
                         clock uncertainty            0.213     8.897    
    SLICE_X46Y49         FDSE (Hold_fdse_C_S)         0.013     8.910    dac_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.910    
                         arrival time                          11.965    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.749%)  route 0.965ns (87.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.965    11.965    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.509     8.684    
                         clock uncertainty            0.213     8.897    
    SLICE_X46Y49         FDSE (Hold_fdse_C_S)         0.013     8.910    dac_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.910    
                         arrival time                          11.965    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[1]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.749%)  route 0.965ns (87.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.965    11.965    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.509     8.684    
                         clock uncertainty            0.213     8.897    
    SLICE_X46Y49         FDSE (Hold_fdse_C_S)         0.013     8.910    dac_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.910    
                         arrival time                          11.965    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.749%)  route 0.965ns (87.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.965    11.965    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.509     8.684    
                         clock uncertainty            0.213     8.897    
    SLICE_X46Y49         FDSE (Hold_fdse_C_S)         0.013     8.910    dac_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.910    
                         arrival time                          11.965    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[3]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.749%)  route 0.965ns (87.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.965    11.965    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.509     8.684    
                         clock uncertainty            0.213     8.897    
    SLICE_X46Y49         FDSE (Hold_fdse_C_S)         0.013     8.910    dac_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.910    
                         arrival time                          11.965    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.749%)  route 0.965ns (87.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.965    11.965    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.509     8.684    
                         clock uncertainty            0.213     8.897    
    SLICE_X46Y49         FDSE (Hold_fdse_C_S)         0.013     8.910    dac_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.910    
                         arrival time                          11.965    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[8]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.749%)  route 0.965ns (87.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.176 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.965    11.965    ep00data
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.906     8.176    dac_clk_OBUF
    SLICE_X46Y49         FDSE                                         r  dac_counter_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.509     8.684    
                         clock uncertainty            0.213     8.897    
    SLICE_X46Y49         FDSE (Hold_fdse_C_S)         0.013     8.910    dac_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.910    
                         arrival time                          11.965    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.325ns  (arrival time - required time)
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_counter_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.480ns  (clk_out1_clk_wiz_0 fall@8.928ns - mmcm0_clk0 rise@11.408ns)
  Data Path Delay:        1.282ns  (logic 0.141ns (11.001%)  route 1.141ns (88.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 8.106 - 8.928 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.859 - 11.408 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265    11.673 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440    12.113    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495    10.233    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.259 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601    10.859    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    11.000 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          1.141    12.141    ep00data
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     9.383 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     9.863    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     6.702 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     7.241    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.270 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     8.166    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     6.541 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     7.241    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.270 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836     8.106    dac_clk_OBUF
    SLICE_X49Y50         FDSE                                         r  dac_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.509     8.614    
                         clock uncertainty            0.213     8.827    
    SLICE_X49Y50         FDSE (Hold_fdse_C_S)        -0.011     8.816    dac_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.816    
                         arrival time                          12.141    
  -------------------------------------------------------------------
                         slack                                  3.325    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :            0  Failing Endpoints,  Worst Slack       22.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/data_valid_reg/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.419ns (26.697%)  route 1.150ns (73.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 28.112 - 25.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.800     3.300    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.719 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          1.150     4.870    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y45          FDPE                                         f  adc_impl/adc_frame_impl/data_valid_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.761    28.112    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y45          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg/C
                         clock pessimism              0.166    28.278    
                         clock uncertainty           -0.035    28.243    
    SLICE_X0Y45          FDPE (Recov_fdpe_C_PRE)     -0.534    27.709    adc_impl/adc_frame_impl/data_valid_reg
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.419ns (26.697%)  route 1.150ns (73.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 28.112 - 25.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.800     3.300    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.719 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          1.150     4.870    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y45          FDPE                                         f  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.761    28.112    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y45          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
                         clock pessimism              0.166    28.278    
                         clock uncertainty           -0.035    28.243    
    SLICE_X0Y45          FDPE (Recov_fdpe_C_PRE)     -0.534    27.709    adc_impl/adc_frame_impl/data_valid_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             23.373ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/bitslip_reg/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.564%)  route 0.565ns (57.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 28.107 - 25.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.800     3.300    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.719 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.565     4.285    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y36          FDCE                                         f  adc_impl/adc_frame_impl/bitslip_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.756    28.107    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y36          FDCE                                         r  adc_impl/adc_frame_impl/bitslip_reg/C
                         clock pessimism              0.166    28.273    
                         clock uncertainty           -0.035    28.238    
    SLICE_X0Y36          FDCE (Recov_fdce_C_CLR)     -0.580    27.658    adc_impl/adc_frame_impl/bitslip_reg
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 23.373    

Slack (MET) :             23.373ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.564%)  route 0.565ns (57.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 28.107 - 25.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.800     3.300    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.719 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.565     4.285    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y36          FDCE                                         f  adc_impl/adc_frame_impl/wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.756    28.107    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y36          FDCE                                         r  adc_impl/adc_frame_impl/wait_count_reg[0]/C
                         clock pessimism              0.166    28.273    
                         clock uncertainty           -0.035    28.238    
    SLICE_X0Y36          FDCE (Recov_fdce_C_CLR)     -0.580    27.658    adc_impl/adc_frame_impl/wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 23.373    

Slack (MET) :             23.373ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.564%)  route 0.565ns (57.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 28.107 - 25.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.800     3.300    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.419     3.719 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.565     4.285    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y36          FDCE                                         f  adc_impl/adc_frame_impl/wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.756    28.107    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y36          FDCE                                         r  adc_impl/adc_frame_impl/wait_count_reg[1]/C
                         clock pessimism              0.166    28.273    
                         clock uncertainty           -0.035    28.238    
    SLICE_X0Y36          FDCE (Recov_fdce_C_CLR)     -0.580    27.658    adc_impl/adc_frame_impl/wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 23.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/bitslip_reg/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.273%)  route 0.215ns (62.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.309 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.215     1.525    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y36          FDCE                                         f  adc_impl/adc_frame_impl/bitslip_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.294     1.517    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y36          FDCE                                         r  adc_impl/adc_frame_impl/bitslip_reg/C
                         clock pessimism             -0.323     1.194    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.146     1.048    adc_impl/adc_frame_impl/bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/wait_count_reg[0]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.273%)  route 0.215ns (62.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.309 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.215     1.525    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y36          FDCE                                         f  adc_impl/adc_frame_impl/wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.294     1.517    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y36          FDCE                                         r  adc_impl/adc_frame_impl/wait_count_reg[0]/C
                         clock pessimism             -0.323     1.194    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.146     1.048    adc_impl/adc_frame_impl/wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/wait_count_reg[1]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.273%)  route 0.215ns (62.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.309 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.215     1.525    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y36          FDCE                                         f  adc_impl/adc_frame_impl/wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.294     1.517    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y36          FDCE                                         r  adc_impl/adc_frame_impl/wait_count_reg[1]/C
                         clock pessimism             -0.323     1.194    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.146     1.048    adc_impl/adc_frame_impl/wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/data_valid_reg/PRE
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.128ns (19.206%)  route 0.538ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.309 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.538     1.848    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y45          FDPE                                         f  adc_impl/adc_frame_impl/data_valid_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.299     1.522    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y45          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg/C
                         clock pessimism             -0.323     1.199    
    SLICE_X0Y45          FDPE (Remov_fdpe_C_PRE)     -0.149     1.050    adc_impl/adc_frame_impl/data_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/PRE
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.128ns (19.206%)  route 0.538ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X1Y38          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.128     1.309 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.538     1.848    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y45          FDPE                                         f  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.299     1.522    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y45          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
                         clock pessimism             -0.323     1.199    
    SLICE_X0Y45          FDPE (Remov_fdpe_C_PRE)     -0.149     1.050    adc_impl/adc_frame_impl/data_valid_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.797    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_data_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -9.447ns,  Total Violation     -109.922ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.447ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[10].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        3.644ns  (logic 0.580ns (15.919%)  route 3.064ns (84.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 6073.059 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           1.496  6080.343    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.124  6080.467 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.567  6082.035    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y95         ODDR                                         r  dac_io/inst/pins[10].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.588  6073.060    dac_io/inst/clk_in
    OLOGIC_X1Y95         ODDR                                         r  dac_io/inst/pins[10].oddr_inst/C
                         clock pessimism              0.000  6073.060    
                         clock uncertainty           -0.171  6072.889    
    OLOGIC_X1Y95         ODDR (Recov_oddr_C_R)       -0.300  6072.589    dac_io/inst/pins[10].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.588    
                         arrival time                       -6082.034    
  -------------------------------------------------------------------
                         slack                                 -9.447    

Slack (VIOLATED) :        -9.424ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[8].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.018%)  route 3.041ns (83.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 6073.059 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           1.496  6080.343    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.124  6080.467 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.545  6082.012    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y96         ODDR                                         r  dac_io/inst/pins[8].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.588  6073.060    dac_io/inst/clk_in
    OLOGIC_X1Y96         ODDR                                         r  dac_io/inst/pins[8].oddr_inst/C
                         clock pessimism              0.000  6073.060    
                         clock uncertainty           -0.171  6072.889    
    OLOGIC_X1Y96         ODDR (Recov_oddr_C_R)       -0.300  6072.589    dac_io/inst/pins[8].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.588    
                         arrival time                       -6082.012    
  -------------------------------------------------------------------
                         slack                                 -9.424    

Slack (VIOLATED) :        -9.412ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[9].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.090%)  route 3.025ns (83.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 6073.055 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           1.496  6080.343    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.124  6080.467 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.528  6081.996    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.584  6073.056    dac_io/inst/clk_in
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/C
                         clock pessimism              0.000  6073.056    
                         clock uncertainty           -0.171  6072.885    
    OLOGIC_X1Y86         ODDR (Recov_oddr_C_R)       -0.300  6072.585    dac_io/inst/pins[9].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.584    
                         arrival time                       -6081.996    
  -------------------------------------------------------------------
                         slack                                 -9.412    

Slack (VIOLATED) :        -9.411ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[1].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        3.607ns  (logic 0.580ns (16.079%)  route 3.027ns (83.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 6073.058 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           1.496  6080.343    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.124  6080.467 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.531  6081.998    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587  6073.059    dac_io/inst/clk_in
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/C
                         clock pessimism              0.000  6073.059    
                         clock uncertainty           -0.171  6072.888    
    OLOGIC_X1Y88         ODDR (Recov_oddr_C_R)       -0.300  6072.588    dac_io/inst/pins[1].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.587    
                         arrival time                       -6081.998    
  -------------------------------------------------------------------
                         slack                                 -9.411    

Slack (VIOLATED) :        -9.392ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[0].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        3.588ns  (logic 0.580ns (16.166%)  route 3.008ns (83.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 6073.058 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           1.496  6080.343    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.124  6080.467 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.511  6081.979    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587  6073.059    dac_io/inst/clk_in
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/C
                         clock pessimism              0.000  6073.059    
                         clock uncertainty           -0.171  6072.888    
    OLOGIC_X1Y90         ODDR (Recov_oddr_C_R)       -0.300  6072.588    dac_io/inst/pins[0].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.587    
                         arrival time                       -6081.979    
  -------------------------------------------------------------------
                         slack                                 -9.392    

Slack (VIOLATED) :        -9.378ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[2].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        3.574ns  (logic 0.580ns (16.228%)  route 2.994ns (83.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 6073.058 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           1.496  6080.343    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.124  6080.467 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.498  6081.965    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587  6073.059    dac_io/inst/clk_in
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/C
                         clock pessimism              0.000  6073.059    
                         clock uncertainty           -0.171  6072.888    
    OLOGIC_X1Y89         ODDR (Recov_oddr_C_R)       -0.300  6072.588    dac_io/inst/pins[2].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.587    
                         arrival time                       -6081.965    
  -------------------------------------------------------------------
                         slack                                 -9.378    

Slack (VIOLATED) :        -9.364ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[11].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        3.557ns  (logic 0.580ns (16.307%)  route 2.977ns (83.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 6073.055 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           1.496  6080.343    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.124  6080.467 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.480  6081.948    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y85         ODDR                                         r  dac_io/inst/pins[11].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.584  6073.056    dac_io/inst/clk_in
    OLOGIC_X1Y85         ODDR                                         r  dac_io/inst/pins[11].oddr_inst/C
                         clock pessimism              0.000  6073.056    
                         clock uncertainty           -0.171  6072.885    
    OLOGIC_X1Y85         ODDR (Recov_oddr_C_R)       -0.300  6072.585    dac_io/inst/pins[11].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.584    
                         arrival time                       -6081.948    
  -------------------------------------------------------------------
                         slack                                 -9.364    

Slack (VIOLATED) :        -9.262ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[3].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        3.457ns  (logic 0.580ns (16.776%)  route 2.877ns (83.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 6073.058 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           1.496  6080.343    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.124  6080.467 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.381  6081.848    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y87         ODDR                                         r  dac_io/inst/pins[3].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587  6073.059    dac_io/inst/clk_in
    OLOGIC_X1Y87         ODDR                                         r  dac_io/inst/pins[3].oddr_inst/C
                         clock pessimism              0.000  6073.059    
                         clock uncertainty           -0.171  6072.888    
    OLOGIC_X1Y87         ODDR (Recov_oddr_C_R)       -0.300  6072.588    dac_io/inst/pins[3].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.587    
                         arrival time                       -6081.848    
  -------------------------------------------------------------------
                         slack                                 -9.262    

Slack (VIOLATED) :        -8.771ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[4].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        2.961ns  (logic 0.580ns (19.587%)  route 2.381ns (80.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 6073.052 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_2/Q
                         net (fo=1, routed)           1.361  6080.208    tx_en_reg_n_0_repN_2
    SLICE_X79Y65         LUT2 (Prop_lut2_I1_O)        0.124  6080.332 r  dac_io_i_1/O
                         net (fo=4, routed)           1.020  6081.352    dac_io/inst/io_reset
    OLOGIC_X1Y68         ODDR                                         r  dac_io/inst/pins[4].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.581  6073.052    dac_io/inst/clk_in
    OLOGIC_X1Y68         ODDR                                         r  dac_io/inst/pins[4].oddr_inst/C
                         clock pessimism              0.000  6073.052    
                         clock uncertainty           -0.171  6072.881    
    OLOGIC_X1Y68         ODDR (Recov_oddr_C_R)       -0.300  6072.582    dac_io/inst/pins[4].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.581    
                         arrival time                       -6081.352    
  -------------------------------------------------------------------
                         slack                                 -8.771    

Slack (VIOLATED) :        -8.768ns  (required time - arrival time)
  Source:                 tx_en_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[5].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_clk_wiz_0 rise@6075.008ns - adc_data_clk rise@6075.000ns)
  Data Path Delay:        2.954ns  (logic 0.580ns (19.635%)  route 2.374ns (80.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 6073.048 - 6075.008 ) 
    Source Clock Delay      (SCD):    3.391ns = ( 6078.391 - 6075.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                   6075.000  6075.000 r  
    W11                                               0.000  6075.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000  6075.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017  6076.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500  6076.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983  6077.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.891  6078.391    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456  6078.847 f  tx_en_reg_replica_2/Q
                         net (fo=1, routed)           1.361  6080.208    tx_en_reg_n_0_repN_2
    SLICE_X79Y65         LUT2 (Prop_lut2_I1_O)        0.124  6080.332 r  dac_io_i_1/O
                         net (fo=4, routed)           1.013  6081.345    dac_io/inst/io_reset
    OLOGIC_X1Y70         ODDR                                         r  dac_io/inst/pins[5].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   6075.008  6075.008 r  
    W19                                               0.000  6075.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000  6075.008    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903  6075.911 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  6077.073    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322  6069.751 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630  6071.381    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680  6073.152    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  6069.458 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  6071.381    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6071.472 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.577  6073.048    dac_io/inst/clk_in
    OLOGIC_X1Y70         ODDR                                         r  dac_io/inst/pins[5].oddr_inst/C
                         clock pessimism              0.000  6073.048    
                         clock uncertainty           -0.171  6072.877    
    OLOGIC_X1Y70         ODDR (Recov_oddr_C_R)       -0.300  6072.578    dac_io/inst/pins[5].oddr_inst
  -------------------------------------------------------------------
                         required time                       6072.577    
                         arrival time                       -6081.345    
  -------------------------------------------------------------------
                         slack                                 -8.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.049ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[6].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.177ns  (logic 0.186ns (15.799%)  route 0.991ns (84.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 499.177 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_2/Q
                         net (fo=1, routed)           0.550   501.910    tx_en_reg_n_0_repN_2
    SLICE_X79Y65         LUT2 (Prop_lut2_I1_O)        0.045   501.955 r  dac_io_i_1/O
                         net (fo=4, routed)           0.441   502.397    dac_io/inst/io_reset
    OLOGIC_X1Y67         ODDR                                         r  dac_io/inst/pins[6].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.867   499.177    dac_io/inst/clk_in
    OLOGIC_X1Y67         ODDR                                         r  dac_io/inst/pins[6].oddr_inst/C
                         clock pessimism              0.000   499.177    
                         clock uncertainty            0.171   499.348    
    OLOGIC_X1Y67         ODDR (Remov_oddr_C_R)        0.000   499.348    dac_io/inst/pins[6].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.348    
                         arrival time                         502.397    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.072ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[7].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.520%)  route 1.012ns (84.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 499.175 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_2/Q
                         net (fo=1, routed)           0.550   501.910    tx_en_reg_n_0_repN_2
    SLICE_X79Y65         LUT2 (Prop_lut2_I1_O)        0.045   501.955 r  dac_io_i_1/O
                         net (fo=4, routed)           0.462   502.418    dac_io/inst/io_reset
    OLOGIC_X1Y69         ODDR                                         r  dac_io/inst/pins[7].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.865   499.175    dac_io/inst/clk_in
    OLOGIC_X1Y69         ODDR                                         r  dac_io/inst/pins[7].oddr_inst/C
                         clock pessimism              0.000   499.175    
                         clock uncertainty            0.171   499.346    
    OLOGIC_X1Y69         ODDR (Remov_oddr_C_R)        0.000   499.346    dac_io/inst/pins[7].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.346    
                         arrival time                         502.418    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.093ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[5].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.220ns  (logic 0.186ns (15.248%)  route 1.034ns (84.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 499.175 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_2/Q
                         net (fo=1, routed)           0.550   501.910    tx_en_reg_n_0_repN_2
    SLICE_X79Y65         LUT2 (Prop_lut2_I1_O)        0.045   501.955 r  dac_io_i_1/O
                         net (fo=4, routed)           0.484   502.439    dac_io/inst/io_reset
    OLOGIC_X1Y70         ODDR                                         r  dac_io/inst/pins[5].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.865   499.175    dac_io/inst/clk_in
    OLOGIC_X1Y70         ODDR                                         r  dac_io/inst/pins[5].oddr_inst/C
                         clock pessimism              0.000   499.175    
                         clock uncertainty            0.171   499.346    
    OLOGIC_X1Y70         ODDR (Remov_oddr_C_R)        0.000   499.346    dac_io/inst/pins[5].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.346    
                         arrival time                         502.439    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.105ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[4].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.233ns  (logic 0.186ns (15.083%)  route 1.047ns (84.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 499.177 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_2/Q
                         net (fo=1, routed)           0.550   501.910    tx_en_reg_n_0_repN_2
    SLICE_X79Y65         LUT2 (Prop_lut2_I1_O)        0.045   501.955 r  dac_io_i_1/O
                         net (fo=4, routed)           0.497   502.453    dac_io/inst/io_reset
    OLOGIC_X1Y68         ODDR                                         r  dac_io/inst/pins[4].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.867   499.177    dac_io/inst/clk_in
    OLOGIC_X1Y68         ODDR                                         r  dac_io/inst/pins[4].oddr_inst/C
                         clock pessimism              0.000   499.177    
                         clock uncertainty            0.171   499.348    
    OLOGIC_X1Y68         ODDR (Remov_oddr_C_R)        0.000   499.348    dac_io/inst/pins[4].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.348    
                         arrival time                         502.453    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.289ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[3].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.421ns  (logic 0.186ns (13.086%)  route 1.235ns (86.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 499.181 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           0.593   501.954    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.045   501.999 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.642   502.641    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y87         ODDR                                         r  dac_io/inst/pins[3].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871   499.181    dac_io/inst/clk_in
    OLOGIC_X1Y87         ODDR                                         r  dac_io/inst/pins[3].oddr_inst/C
                         clock pessimism              0.000   499.181    
                         clock uncertainty            0.171   499.352    
    OLOGIC_X1Y87         ODDR (Remov_oddr_C_R)        0.000   499.352    dac_io/inst/pins[3].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.352    
                         arrival time                         502.641    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.298ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[11].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.429ns  (logic 0.186ns (13.019%)  route 1.243ns (86.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 499.179 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           0.593   501.954    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.045   501.999 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.649   502.648    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y85         ODDR                                         r  dac_io/inst/pins[11].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.869   499.179    dac_io/inst/clk_in
    OLOGIC_X1Y85         ODDR                                         r  dac_io/inst/pins[11].oddr_inst/C
                         clock pessimism              0.000   499.179    
                         clock uncertainty            0.171   499.350    
    OLOGIC_X1Y85         ODDR (Remov_oddr_C_R)        0.000   499.350    dac_io/inst/pins[11].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.350    
                         arrival time                         502.648    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.323ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[2].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.455ns  (logic 0.186ns (12.783%)  route 1.269ns (87.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 499.181 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           0.593   501.954    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.045   501.999 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.676   502.674    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871   499.181    dac_io/inst/clk_in
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/C
                         clock pessimism              0.000   499.181    
                         clock uncertainty            0.171   499.352    
    OLOGIC_X1Y89         ODDR (Remov_oddr_C_R)        0.000   499.352    dac_io/inst/pins[2].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.352    
                         arrival time                         502.674    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.334ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[1].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.466ns  (logic 0.186ns (12.687%)  route 1.280ns (87.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 499.181 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           0.593   501.954    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.045   501.999 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.687   502.685    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871   499.181    dac_io/inst/clk_in
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/C
                         clock pessimism              0.000   499.181    
                         clock uncertainty            0.171   499.352    
    OLOGIC_X1Y88         ODDR (Remov_oddr_C_R)        0.000   499.352    dac_io/inst/pins[1].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.352    
                         arrival time                         502.685    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.345ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[9].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.476ns  (logic 0.186ns (12.604%)  route 1.290ns (87.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 499.179 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           0.593   501.954    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.045   501.999 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.696   502.695    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.869   499.179    dac_io/inst/clk_in
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/C
                         clock pessimism              0.000   499.179    
                         clock uncertainty            0.171   499.350    
    OLOGIC_X1Y86         ODDR (Remov_oddr_C_R)        0.000   499.350    dac_io/inst/pins[9].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.350    
                         arrival time                         502.695    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.365ns  (arrival time - required time)
  Source:                 tx_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_io/inst/pins[10].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.032ns  (clk_out1_clk_wiz_0 rise@499.968ns - adc_data_clk rise@500.000ns)
  Data Path Delay:        1.499ns  (logic 0.186ns (12.412%)  route 1.313ns (87.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 499.182 - 499.968 ) 
    Source Clock Delay      (SCD):    1.219ns = ( 501.219 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                    500.000   500.000 r  
    W11                                               0.000   500.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000   500.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444   500.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206   500.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271   500.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.298   501.219    adc_data_clk
    SLICE_X51Y49         FDRE                                         r  tx_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141   501.360 f  tx_en_reg_replica_1/Q
                         net (fo=1, routed)           0.593   501.954    tx_en_reg_n_0_repN_1
    SLICE_X70Y74         LUT2 (Prop_lut2_I1_O)        0.045   501.999 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.719   502.718    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y95         ODDR                                         r  dac_io/inst/pins[10].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    499.968   499.968 r  
    W19                                               0.000   499.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   499.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455   500.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   500.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161   497.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540   498.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896   499.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   497.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   498.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.872   499.182    dac_io/inst/clk_in
    OLOGIC_X1Y95         ODDR                                         r  dac_io/inst/pins[10].oddr_inst/C
                         clock pessimism              0.000   499.182    
                         clock uncertainty            0.171   499.353    
    OLOGIC_X1Y95         ODDR (Remov_oddr_C_R)        0.000   499.353    dac_io/inst/pins[10].oddr_inst
  -------------------------------------------------------------------
                         required time                       -499.353    
                         arrival time                         502.718    
  -------------------------------------------------------------------
                         slack                                  3.365    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.864ns  (logic 0.580ns (20.253%)  route 2.284ns (79.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 9.389 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.832     3.005    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y62         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.517     9.389    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y62         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.624    10.013    
                         clock uncertainty           -0.073     9.940    
    SLICE_X13Y62         FDCE (Recov_fdce_C_CLR)     -0.405     9.535    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                          9.535    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  6.530    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.864ns  (logic 0.580ns (20.253%)  route 2.284ns (79.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 9.389 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.832     3.005    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.517     9.389    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism              0.624    10.013    
                         clock uncertainty           -0.073     9.940    
    SLICE_X12Y62         FDPE (Recov_fdpe_C_PRE)     -0.361     9.579    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.864ns  (logic 0.580ns (20.253%)  route 2.284ns (79.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 9.389 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.832     3.005    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.517     9.389    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.624    10.013    
                         clock uncertainty           -0.073     9.940    
    SLICE_X13Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.581    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.864ns  (logic 0.580ns (20.253%)  route 2.284ns (79.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 9.389 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.832     3.005    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.517     9.389    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.624    10.013    
                         clock uncertainty           -0.073     9.940    
    SLICE_X13Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.581    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.864ns  (logic 0.580ns (20.253%)  route 2.284ns (79.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 9.389 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.832     3.005    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y62         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.517     9.389    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y62         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/C
                         clock pessimism              0.624    10.013    
                         clock uncertainty           -0.073     9.940    
    SLICE_X13Y62         FDPE (Recov_fdpe_C_PRE)     -0.359     9.581    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.275%)  route 2.281ns (79.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.829     3.002    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y58         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.520     9.392    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y58         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism              0.624    10.016    
                         clock uncertainty           -0.073     9.943    
    SLICE_X12Y58         FDPE (Recov_fdpe_C_PRE)     -0.361     9.582    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.275%)  route 2.281ns (79.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.829     3.002    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y58         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.520     9.392    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y58         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.624    10.016    
                         clock uncertainty           -0.073     9.943    
    SLICE_X12Y58         FDCE (Recov_fdce_C_CLR)     -0.319     9.624    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.734ns  (logic 0.580ns (21.217%)  route 2.154ns (78.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 9.390 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.702     2.875    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y61         FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.518     9.390    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y61         FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/C
                         clock pessimism              0.624    10.014    
                         clock uncertainty           -0.073     9.941    
    SLICE_X13Y61         FDCE (Recov_fdce_C_CLR)     -0.405     9.536    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.734ns  (logic 0.580ns (21.217%)  route 2.154ns (78.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 9.390 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.702     2.875    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y61         FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.518     9.390    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y61         FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.624    10.014    
                         clock uncertainty           -0.073     9.941    
    SLICE_X13Y61         FDCE (Recov_fdce_C_CLR)     -0.405     9.536    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.734ns  (logic 0.580ns (21.217%)  route 2.154ns (78.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 9.390 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.347ns = ( 0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.645     0.141    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     0.597 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.452     1.049    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.702     2.875    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y61         FDCE                                         f  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.518     9.390    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y61         FDCE                                         r  okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/C
                         clock pessimism              0.624    10.014    
                         clock uncertainty           -0.073     9.941    
    SLICE_X13Y61         FDCE (Recov_fdce_C_CLR)     -0.405     9.536    okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  6.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.280%)  route 0.357ns (65.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.216     1.454    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y55         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.844     0.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y55         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.254     0.927    
    SLICE_X11Y55         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.280%)  route 0.357ns (65.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.216     1.454    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y55         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.844     0.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y55         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.254     0.927    
    SLICE_X11Y55         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.280%)  route 0.357ns (65.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.216     1.454    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y55         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.844     0.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y55         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.254     0.927    
    SLICE_X11Y55         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.280%)  route 0.357ns (65.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.216     1.454    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y55         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.844     0.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y55         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.254     0.927    
    SLICE_X11Y55         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.084%)  route 0.432ns (69.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.292     1.530    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y56         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.844     0.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.254     0.927    
    SLICE_X11Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.084%)  route 0.432ns (69.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.292     1.530    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y56         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.844     0.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.254     0.927    
    SLICE_X11Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.084%)  route 0.432ns (69.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.292     1.530    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y56         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.844     0.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/C
                         clock pessimism              0.254     0.927    
    SLICE_X11Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.084%)  route 0.432ns (69.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.292     1.530    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y56         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.844     0.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/C
                         clock pessimism              0.254     0.927    
    SLICE_X11Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.291%)  route 0.496ns (72.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.355     1.593    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y57         FDPE                                         f  okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.843     0.673    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y57         FDPE                                         r  okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/C
                         clock pessimism              0.254     0.926    
    SLICE_X10Y57         FDPE (Remov_fdpe_C_PRE)     -0.071     0.855    okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.291%)  route 0.496ns (72.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 0.673 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y54         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.140     1.192    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.237 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.355     1.593    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y57         FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.843     0.673    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y57         FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/C
                         clock pessimism              0.254     0.926    
    SLICE_X11Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.759    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  adc_data_clk

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.121ns  (logic 0.518ns (46.229%)  route 0.603ns (53.771%))
  Logic Levels:           0  
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_reset_reg/Q
                         net (fo=3, routed)           0.603     1.514    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.762     3.113    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.456ns (57.549%)  route 0.336ns (42.451%))
  Logic Levels:           0  
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -1.096ns = ( 0.392 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.896     0.392    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.456     0.848 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=29, routed)          0.336     1.184    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X4Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.761     3.112    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 1.962ns (38.937%)  route 3.077ns (61.063%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     0.849 r  fifo_busy_reg/Q
                         net (fo=5, routed)           0.911     1.760    led_TRI[2]
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.150     1.910 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     2.939    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     3.267 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     4.404    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.984 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.984    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.098    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.432 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.432    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[10]
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.867ns (37.763%)  route 3.077ns (62.237%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     0.849 r  fifo_busy_reg/Q
                         net (fo=5, routed)           0.911     1.760    led_TRI[2]
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.150     1.910 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     2.939    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     3.267 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     4.404    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.984 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.984    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.098    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.337 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     5.337    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[11]
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 1.851ns (37.561%)  route 3.077ns (62.439%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     0.849 r  fifo_busy_reg/Q
                         net (fo=5, routed)           0.911     1.760    led_TRI[2]
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.150     1.910 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     2.939    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     3.267 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     4.404    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.984 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.984    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.098    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.321    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[9]
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 1.848ns (37.523%)  route 3.077ns (62.477%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     0.849 r  fifo_busy_reg/Q
                         net (fo=5, routed)           0.911     1.760    led_TRI[2]
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.150     1.910 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     2.939    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     3.267 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     4.404    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.984 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.984    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.318 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.318    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[6]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.759     3.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.904ns  (logic 1.827ns (37.256%)  route 3.077ns (62.744%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     0.849 r  fifo_busy_reg/Q
                         net (fo=5, routed)           0.911     1.760    led_TRI[2]
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.150     1.910 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     2.939    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     3.267 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     4.404    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.984 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.984    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.297 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.297    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[8]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.759     3.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.753ns (36.294%)  route 3.077ns (63.706%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     0.849 r  fifo_busy_reg/Q
                         net (fo=5, routed)           0.911     1.760    led_TRI[2]
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.150     1.910 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     2.939    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     3.267 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     4.404    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.984 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.984    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.223 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.223    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[7]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.759     3.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.737ns (36.083%)  route 3.077ns (63.917%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     0.849 r  fifo_busy_reg/Q
                         net (fo=5, routed)           0.911     1.760    led_TRI[2]
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.150     1.910 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     2.939    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     3.267 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     4.404    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.984 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.984    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.207 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.207    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[5]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.759     3.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 1.576ns (33.871%)  route 3.077ns (66.129%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     0.849 r  fifo_busy_reg/Q
                         net (fo=5, routed)           0.911     1.760    led_TRI[2]
    SLICE_X6Y47          LUT2 (Prop_lut2_I0_O)        0.150     1.910 r  fifo_i_1/O
                         net (fo=3, routed)           1.029     2.939    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.328     3.267 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.137     4.404    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X4Y37          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     5.046 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     5.046    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[4]
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.758     3.109    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.367ns (55.999%)  route 0.288ns (44.001%))
  Logic Levels:           0  
  Clock Path Skew:        5.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    -1.770ns = ( -0.282 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.767    -0.282    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.367     0.085 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=29, routed)          0.288     0.374    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X4Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.802     3.302    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.337ns (47.877%)  route 0.367ns (52.123%))
  Logic Levels:           0  
  Clock Path Skew:        5.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    -1.771ns = ( -0.283 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.766    -0.283    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y41          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.337     0.054 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.367     0.421    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.800     3.300    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.367ns (47.059%)  route 0.413ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.367     0.080 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.413     0.493    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.337ns (40.567%)  route 0.494ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.337     0.050 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.494     0.544    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.848ns  (logic 0.337ns (39.718%)  route 0.511ns (60.282%))
  Logic Levels:           0  
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.337     0.050 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.511     0.562    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.367ns (42.778%)  route 0.491ns (57.222%))
  Logic Levels:           0  
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.367     0.080 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.491     0.571    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.859ns  (logic 0.367ns (42.728%)  route 0.492ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        5.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    -1.771ns = ( -0.283 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.766    -0.283    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y41          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.367     0.084 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.492     0.576    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.800     3.300    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.385ns (43.577%)  route 0.498ns (56.423%))
  Logic Levels:           0  
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.385     0.098 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.498     0.597    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.418ns (46.384%)  route 0.483ns (53.616%))
  Logic Levels:           0  
  Clock Path Skew:        5.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.418     0.131 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.483     0.614    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X7Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.799     3.299    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.934ns  (logic 0.367ns (39.279%)  route 0.567ns (60.721%))
  Logic Levels:           0  
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.367     0.080 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.567     0.648    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  clk_out2_enc_clk

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.267ns  (logic 0.456ns (13.959%)  route 2.811ns (86.041%))
  Logic Levels:           0  
  Clock Path Skew:        6.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.811     3.485    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDCE                                         f  adc_impl/reset_idelay_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510     5.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.267ns  (logic 0.456ns (13.959%)  route 2.811ns (86.041%))
  Logic Levels:           0  
  Clock Path Skew:        6.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.811     3.485    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDCE                                         f  adc_impl/reset_idelay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510     5.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.267ns  (logic 0.456ns (13.959%)  route 2.811ns (86.041%))
  Logic Levels:           0  
  Clock Path Skew:        6.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.811     3.485    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDCE                                         f  adc_impl/reset_idelay_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510     5.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.267ns  (logic 0.456ns (13.959%)  route 2.811ns (86.041%))
  Logic Levels:           0  
  Clock Path Skew:        6.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.811     3.485    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDCE                                         f  adc_impl/reset_idelay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510     5.708    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.267ns  (logic 0.456ns (13.959%)  route 2.811ns (86.041%))
  Logic Levels:           0  
  Clock Path Skew:        6.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.811     3.485    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDPE                                         f  adc_impl/reset_idelay_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.510     5.708    adc_impl/clk_out2
    SLICE_X44Y63         FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_reg/PRE
                            (recovery check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 0.456ns (14.576%)  route 2.672ns (85.424%))
  Logic Levels:           0  
  Clock Path Skew:        6.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns
    Source Clock Delay      (SCD):    -1.270ns = ( 0.218 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.672     3.346    adc_impl/ep_dataout[0]
    SLICE_X44Y62         FDPE                                         f  adc_impl/reset_idelay_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.511     5.709    adc_impl/clk_out2
    SLICE_X44Y62         FDPE                                         r  adc_impl/reset_idelay_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_reg/PRE
                            (removal check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 0.367ns (13.749%)  route 2.302ns (86.251%))
  Logic Levels:           0  
  Clock Path Skew:        7.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.049ns
    Source Clock Delay      (SCD):    -1.936ns = ( -0.448 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.600    -0.448    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.367    -0.081 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.302     2.221    adc_impl/ep_dataout[0]
    SLICE_X44Y62         FDPE                                         f  adc_impl/reset_idelay_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.631     6.049    adc_impl/clk_out2
    SLICE_X44Y62         FDPE                                         r  adc_impl/reset_idelay_reg/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 0.367ns (13.179%)  route 2.418ns (86.821%))
  Logic Levels:           0  
  Clock Path Skew:        7.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.048ns
    Source Clock Delay      (SCD):    -1.936ns = ( -0.448 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.600    -0.448    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.367    -0.081 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.418     2.336    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDCE                                         f  adc_impl/reset_idelay_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 0.367ns (13.179%)  route 2.418ns (86.821%))
  Logic Levels:           0  
  Clock Path Skew:        7.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.048ns
    Source Clock Delay      (SCD):    -1.936ns = ( -0.448 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.600    -0.448    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.367    -0.081 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.418     2.336    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDCE                                         f  adc_impl/reset_idelay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 0.367ns (13.179%)  route 2.418ns (86.821%))
  Logic Levels:           0  
  Clock Path Skew:        7.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.048ns
    Source Clock Delay      (SCD):    -1.936ns = ( -0.448 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.600    -0.448    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.367    -0.081 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.418     2.336    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDCE                                         f  adc_impl/reset_idelay_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 0.367ns (13.179%)  route 2.418ns (86.821%))
  Logic Levels:           0  
  Clock Path Skew:        7.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.048ns
    Source Clock Delay      (SCD):    -1.936ns = ( -0.448 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.600    -0.448    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.367    -0.081 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.418     2.336    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDCE                                         f  adc_impl/reset_idelay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_out2_enc_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 0.367ns (13.179%)  route 2.418ns (86.821%))
  Logic Levels:           0  
  Clock Path Skew:        7.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.048ns
    Source Clock Delay      (SCD):    -1.936ns = ( -0.448 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.600    -0.448    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.367    -0.081 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          2.418     2.336    adc_impl/ep_dataout[0]
    SLICE_X44Y63         FDPE                                         f  adc_impl/reset_idelay_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.630     6.048    adc_impl/clk_out2
    SLICE_X44Y63         FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_data_clk
  To Clock:  mmcm0_clk0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.780%)  route 0.479ns (51.220%))
  Logic Levels:           0  
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( -0.282 - 1.488 ) 
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.802     3.302    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.758 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=48, routed)          0.479     4.237    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X4Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.767    -0.282    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X4Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 trigIn53/ep_trigger_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dac_spi_start_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.406ns  (logic 0.642ns (45.674%)  route 0.764ns (54.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( -0.526 - 1.488 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.878     3.378    trigIn53/ep_clk
    SLICE_X8Y49          FDCE                                         r  trigIn53/ep_trigger_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.518     3.896 r  trigIn53/ep_trigger_reg[1]/Q
                         net (fo=1, routed)           0.764     4.660    ep40trig[1]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.124     4.784 r  dac_spi_start_i_1/O
                         net (fo=1, routed)           0.000     4.784    dac_spi_start_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  dac_spi_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.522    -0.526    okClk
    SLICE_X8Y50          FDRE                                         r  dac_spi_start_reg/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.207ns  (logic 0.456ns (37.779%)  route 0.751ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.754 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.751     4.505    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.196ns  (logic 0.419ns (35.022%)  route 0.777ns (64.978%))
  Logic Levels:           0  
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     3.717 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.777     4.495    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.575%)  route 0.594ns (53.425%))
  Logic Levels:           0  
  Clock Path Skew:        -5.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.799     3.299    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.817 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.594     4.411    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.130%)  route 0.626ns (57.870%))
  Logic Levels:           0  
  Clock Path Skew:        -5.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( -0.288 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.754 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.626     4.381    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X5Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.761    -0.288    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.365%)  route 0.620ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        -5.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.796     3.296    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456     3.752 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.620     4.373    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.090%)  route 0.602ns (56.910%))
  Logic Levels:           0  
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.754 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.602     4.356    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.478ns (45.443%)  route 0.574ns (54.557%))
  Logic Levels:           0  
  Clock Path Skew:        -5.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.799     3.299    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.478     3.777 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.574     4.351    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.067%)  route 0.627ns (59.933%))
  Logic Levels:           0  
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     3.717 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.627     4.344    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.958%)  route 0.201ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        -1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 0.768 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.308 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.201     1.509    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.938     0.768    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.207%)  route 0.201ns (58.793%))
  Logic Levels:           0  
  Clock Path Skew:        -1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.201     1.523    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X6Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.132%)  route 0.202ns (58.868%))
  Logic Levels:           0  
  Clock Path Skew:        -1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 0.774 - 1.488 ) 
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.262     1.183    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=48, routed)          0.202     1.526    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X4Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.944     0.774    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X4Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.990%)  route 0.228ns (64.010%))
  Logic Levels:           0  
  Clock Path Skew:        -1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 0.768 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.128     1.308 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.228     1.536    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X6Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.938     0.768    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        -1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.218     1.540    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.127%)  route 0.219ns (60.873%))
  Logic Levels:           0  
  Clock Path Skew:        -1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.219     1.541    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.406%)  route 0.197ns (54.594%))
  Logic Levels:           0  
  Clock Path Skew:        -1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.260     1.181    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.345 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.197     1.543    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.911%)  route 0.221ns (61.089%))
  Logic Levels:           0  
  Clock Path Skew:        -1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 0.768 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.221     1.543    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X5Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.938     0.768    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y34          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.786%)  route 0.215ns (59.214%))
  Logic Levels:           0  
  Clock Path Skew:        -1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.260     1.181    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.148     1.329 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.215     1.544    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.842%)  route 0.332ns (72.158%))
  Logic Levels:           0  
  Clock Path Skew:        -1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.308 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.332     1.640    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y35          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.706%)  route 0.465ns (47.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( -0.281 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_reset_reg/Q
                         net (fo=3, routed)           0.465     1.376    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.811ns  (logic 0.418ns (51.554%)  route 0.393ns (48.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.769ns = ( -0.281 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.418     0.137 r  fifo_reset_reg/Q
                         net (fo=3, routed)           0.393     0.530    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y43          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_data_clk
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trigIn53/ep_trigger_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.753ns  (logic 2.943ns (30.175%)  route 6.810ns (69.825%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.878     3.378    trigIn53/ep_clk
    SLICE_X9Y49          FDCE                                         r  trigIn53/ep_trigger_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     3.834 f  trigIn53/ep_trigger_reg[0]/Q
                         net (fo=3, routed)           1.322     5.156    ep40trig[0]
    SLICE_X3Y50          LUT1 (Prop_lut1_I0_O)        0.124     5.280 r  led_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           5.488    10.768    led_TRI[7]
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.131 r  led_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    13.131    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 3.005ns (33.570%)  route 5.947ns (66.430%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.801     3.301    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X6Y40          FDSE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDSE (Prop_fdse_C_Q)         0.518     3.819 f  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=3, routed)           0.781     4.600    prog_full
    SLICE_X1Y47          LUT1 (Prop_lut1_I0_O)        0.124     4.724 r  led_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           5.165     9.890    led_TRI[0]
    A13                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.253 r  led_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    12.253    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.856ns  (logic 2.819ns (35.882%)  route 5.037ns (64.118%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.803     3.303    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y45          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDPE (Prop_fdpe_C_Q)         0.456     3.759 r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/Q
                         net (fo=1, routed)           5.037     8.797    lopt
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363    11.160 r  led_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    11.160    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 0.639ns (24.921%)  route 1.925ns (75.079%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.262     1.183    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y45          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.324 f  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/Q
                         net (fo=1, routed)           1.925     3.250    lopt
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.498     3.748 r  led_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.748    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.069ns  (logic 0.719ns (23.440%)  route 2.350ns (76.560%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.262     1.183    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X6Y40          FDSE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDSE (Prop_fdse_C_Q)         0.164     1.347 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=3, routed)           0.291     1.639    prog_full
    SLICE_X1Y47          LUT1 (Prop_lut1_I0_O)        0.045     1.684 f  led_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           2.058     3.742    led_TRI[0]
    A13                  OBUFT (TriStatE_obuft_T_O)
                                                      0.510     4.252 r  led_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     4.252    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigIn53/ep_trigger_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 0.672ns (19.471%)  route 2.779ns (80.529%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.290     1.211    trigIn53/ep_clk
    SLICE_X9Y49          FDCE                                         r  trigIn53/ep_trigger_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.352 r  trigIn53/ep_trigger_reg[0]/Q
                         net (fo=3, routed)           0.519     1.871    ep40trig[0]
    SLICE_X3Y50          LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  led_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           2.260     4.176    led_TRI[7]
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.486     4.662 r  led_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     4.662    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 2.769ns (35.403%)  route 5.052ns (64.597%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          3.033     8.969    dac_clk_OBUF
    AA8                  OBUF (Prop_obuf_I_O)         2.673    11.641 f  dac_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.641    dac_clk
    AA8                                                               f  dac_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[11].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.193ns  (logic 3.192ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.730     7.665    dac_io/inst/clk_in
    OLOGIC_X1Y85         ODDR                                         f  dac_io/inst/pins[11].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         ODDR (Prop_oddr_C_Q)         0.472     8.137 r  dac_io/inst/pins[11].oddr_inst/Q
                         net (fo=1, routed)           0.001     8.138    dac_io/inst/data_out_to_pins_int[11]
    AB1                  OBUF (Prop_obuf_I_O)         2.720    10.859 r  dac_io/inst/pins[11].obuf_inst/O
                         net (fo=0)                   0.000    10.859    dac_data[11]
    AB1                                                               r  dac_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[9].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.192ns  (logic 3.191ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.730     7.665    dac_io/inst/clk_in
    OLOGIC_X1Y86         ODDR                                         f  dac_io/inst/pins[9].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y86         ODDR (Prop_oddr_C_Q)         0.472     8.137 r  dac_io/inst/pins[9].oddr_inst/Q
                         net (fo=1, routed)           0.001     8.138    dac_io/inst/data_out_to_pins_int[9]
    AA1                  OBUF (Prop_obuf_I_O)         2.719    10.857 r  dac_io/inst/pins[9].obuf_inst/O
                         net (fo=0)                   0.000    10.857    dac_data[9]
    AA1                                                               r  dac_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[2].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.170ns  (logic 3.169ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.733     7.668    dac_io/inst/clk_in
    OLOGIC_X1Y89         ODDR                                         f  dac_io/inst/pins[2].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472     8.140 r  dac_io/inst/pins[2].oddr_inst/Q
                         net (fo=1, routed)           0.001     8.141    dac_io/inst/data_out_to_pins_int[2]
    Y1                   OBUF (Prop_obuf_I_O)         2.697    10.839 r  dac_io/inst/pins[2].obuf_inst/O
                         net (fo=0)                   0.000    10.839    dac_data[2]
    Y1                                                                r  dac_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[8].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.161ns  (logic 3.160ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.735     7.670    dac_io/inst/clk_in
    OLOGIC_X1Y96         ODDR                                         f  dac_io/inst/pins[8].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.472     8.142 r  dac_io/inst/pins[8].oddr_inst/Q
                         net (fo=1, routed)           0.001     8.143    dac_io/inst/data_out_to_pins_int[8]
    U2                   OBUF (Prop_obuf_I_O)         2.688    10.831 r  dac_io/inst/pins[8].obuf_inst/O
                         net (fo=0)                   0.000    10.831    dac_data[8]
    U2                                                                r  dac_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[0].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.159ns  (logic 3.158ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.733     7.668    dac_io/inst/clk_in
    OLOGIC_X1Y90         ODDR                                         f  dac_io/inst/pins[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.472     8.140 r  dac_io/inst/pins[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     8.141    dac_io/inst/data_out_to_pins_int[0]
    W1                   OBUF (Prop_obuf_I_O)         2.686    10.828 r  dac_io/inst/pins[0].obuf_inst/O
                         net (fo=0)                   0.000    10.828    dac_data[0]
    W1                                                                r  dac_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[10].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.149ns  (logic 3.148ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.735     7.670    dac_io/inst/clk_in
    OLOGIC_X1Y95         ODDR                                         f  dac_io/inst/pins[10].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.472     8.142 r  dac_io/inst/pins[10].oddr_inst/Q
                         net (fo=1, routed)           0.001     8.143    dac_io/inst/data_out_to_pins_int[10]
    V2                   OBUF (Prop_obuf_I_O)         2.676    10.820 r  dac_io/inst/pins[10].obuf_inst/O
                         net (fo=0)                   0.000    10.820    dac_data[10]
    V2                                                                r  dac_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[1].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.148ns  (logic 3.147ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.733     7.668    dac_io/inst/clk_in
    OLOGIC_X1Y88         ODDR                                         f  dac_io/inst/pins[1].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.472     8.140 r  dac_io/inst/pins[1].oddr_inst/Q
                         net (fo=1, routed)           0.001     8.141    dac_io/inst/data_out_to_pins_int[1]
    U3                   OBUF (Prop_obuf_I_O)         2.675    10.816 r  dac_io/inst/pins[1].obuf_inst/O
                         net (fo=0)                   0.000    10.816    dac_data[1]
    U3                                                                r  dac_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[3].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.143ns  (logic 3.142ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.733     7.668    dac_io/inst/clk_in
    OLOGIC_X1Y87         ODDR                                         f  dac_io/inst/pins[3].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.472     8.140 r  dac_io/inst/pins[3].oddr_inst/Q
                         net (fo=1, routed)           0.001     8.141    dac_io/inst/data_out_to_pins_int[3]
    V3                   OBUF (Prop_obuf_I_O)         2.670    10.811 r  dac_io/inst/pins[3].obuf_inst/O
                         net (fo=0)                   0.000    10.811    dac_data[3]
    V3                                                                r  dac_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[7].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.144ns  (logic 3.143ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.928     8.928 f  
    W19                                               0.000     8.928 f  okUH[0] (IN)
                         net (fo=0)                   0.000     8.928    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     9.965 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233    11.198    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     4.129 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710     5.840    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.936 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.807     7.743    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.821 f  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.840    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.936 f  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.722     7.657    dac_io/inst/clk_in
    OLOGIC_X1Y69         ODDR                                         f  dac_io/inst/pins[7].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y69         ODDR (Prop_oddr_C_Q)         0.472     8.129 r  dac_io/inst/pins[7].oddr_inst/Q
                         net (fo=1, routed)           0.001     8.130    dac_io/inst/data_out_to_pins_int[7]
    W5                   OBUF (Prop_obuf_I_O)         2.671    10.802 r  dac_io/inst/pins[7].obuf_inst/O
                         net (fo=0)                   0.000    10.802    dac_data[7]
    W5                                                                r  dac_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_io/inst/pins[6].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.351ns  (logic 1.350ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     3.411    dac_io/inst/clk_in
    OLOGIC_X1Y67         ODDR                                         r  dac_io/inst/pins[6].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y67         ODDR (Prop_oddr_C_Q)         0.177     3.588 r  dac_io/inst/pins[6].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.589    dac_io/inst/data_out_to_pins_int[6]
    V5                   OBUF (Prop_obuf_I_O)         1.173     4.762 r  dac_io/inst/pins[6].obuf_inst/O
                         net (fo=0)                   0.000     4.762    dac_data[6]
    V5                                                                r  dac_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[4].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.353ns  (logic 1.352ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593     3.411    dac_io/inst/clk_in
    OLOGIC_X1Y68         ODDR                                         r  dac_io/inst/pins[4].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         ODDR (Prop_oddr_C_Q)         0.177     3.588 r  dac_io/inst/pins[4].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.589    dac_io/inst/data_out_to_pins_int[4]
    U6                   OBUF (Prop_obuf_I_O)         1.175     4.764 r  dac_io/inst/pins[4].obuf_inst/O
                         net (fo=0)                   0.000     4.764    dac_data[4]
    U6                                                                r  dac_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.215ns (46.335%)  route 1.407ns (53.665%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.759     3.578    dac_clk_OBUF
    AA8                  OBUF (Prop_obuf_I_O)         1.189     4.767 r  dac_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.767    dac_clk
    AA8                                                               r  dac_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[5].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.363ns  (logic 1.362ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     3.409    dac_io/inst/clk_in
    OLOGIC_X1Y70         ODDR                                         r  dac_io/inst/pins[5].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.177     3.586 r  dac_io/inst/pins[5].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.587    dac_io/inst/data_out_to_pins_int[5]
    W6                   OBUF (Prop_obuf_I_O)         1.185     4.772 r  dac_io/inst/pins[5].obuf_inst/O
                         net (fo=0)                   0.000     4.772    dac_data[5]
    W6                                                                r  dac_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[7].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 1.365ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.591     3.409    dac_io/inst/clk_in
    OLOGIC_X1Y69         ODDR                                         r  dac_io/inst/pins[7].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y69         ODDR (Prop_oddr_C_Q)         0.177     3.586 r  dac_io/inst/pins[7].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.587    dac_io/inst/data_out_to_pins_int[7]
    W5                   OBUF (Prop_obuf_I_O)         1.188     4.775 r  dac_io/inst/pins[7].obuf_inst/O
                         net (fo=0)                   0.000     4.775    dac_data[7]
    W5                                                                r  dac_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[3].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 1.363ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.596     3.414    dac_io/inst/clk_in
    OLOGIC_X1Y87         ODDR                                         r  dac_io/inst/pins[3].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.177     3.591 r  dac_io/inst/pins[3].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.592    dac_io/inst/data_out_to_pins_int[3]
    V3                   OBUF (Prop_obuf_I_O)         1.186     4.779 r  dac_io/inst/pins[3].obuf_inst/O
                         net (fo=0)                   0.000     4.779    dac_data[3]
    V3                                                                r  dac_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[1].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.369ns  (logic 1.368ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.596     3.414    dac_io/inst/clk_in
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.177     3.591 r  dac_io/inst/pins[1].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.592    dac_io/inst/data_out_to_pins_int[1]
    U3                   OBUF (Prop_obuf_I_O)         1.191     4.784 r  dac_io/inst/pins[1].obuf_inst/O
                         net (fo=0)                   0.000     4.784    dac_data[1]
    U3                                                                r  dac_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[10].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 1.370ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597     3.415    dac_io/inst/clk_in
    OLOGIC_X1Y95         ODDR                                         r  dac_io/inst/pins[10].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.177     3.592 r  dac_io/inst/pins[10].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.593    dac_io/inst/data_out_to_pins_int[10]
    V2                   OBUF (Prop_obuf_I_O)         1.193     4.786 r  dac_io/inst/pins[10].obuf_inst/O
                         net (fo=0)                   0.000     4.786    dac_data[10]
    V2                                                                r  dac_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[0].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.380ns  (logic 1.379ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.596     3.414    dac_io/inst/clk_in
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.177     3.591 r  dac_io/inst/pins[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.592    dac_io/inst/data_out_to_pins_int[0]
    W1                   OBUF (Prop_obuf_I_O)         1.202     4.795 r  dac_io/inst/pins[0].obuf_inst/O
                         net (fo=0)                   0.000     4.795    dac_data[0]
    W1                                                                r  dac_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_io/inst/pins[8].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Destination:            dac_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.382ns  (logic 1.381ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     4.233 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     4.673    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     2.298 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     2.793    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.819 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.622     3.441    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     2.145 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.793    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.819 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597     3.415    dac_io/inst/clk_in
    OLOGIC_X1Y96         ODDR                                         r  dac_io/inst/pins[8].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.177     3.592 r  dac_io/inst/pins[8].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.593    dac_io/inst/data_out_to_pins_int[8]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.797 r  dac_io/inst/pins[8].obuf_inst/O
                         net (fo=0)                   0.000     4.797    dac_data[8]
    U2                                                                r  dac_data[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_enc_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_impl/adc_enc_impl/adc_enc_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_enc_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_encode_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.229ns  (logic 2.228ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_enc_clk fall edge)
                                                     12.500    12.500 f  
    D17                                               0.000    12.500 f  sys_clkp (IN)
                         net (fo=0)                   0.000    12.500    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988    13.488 f  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233    14.721    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    14.810 f  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.822    enc_clk_inst/inst/clk_out1_enc_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.918 f  enc_clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.897    18.815    adc_impl/adc_enc_impl/clk
    OLOGIC_X0Y18         ODDR                                         f  adc_impl/adc_enc_impl/adc_enc_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         ODDR (Prop_oddr_C_Q)         0.472    19.287 r  adc_impl/adc_enc_impl/adc_enc_oddr/Q
                         net (fo=1, routed)           0.001    19.288    adc_impl/adc_enc_impl/adc_encode_int
    W15                  OBUFDS (Prop_obufds_I_OB)    1.756    21.044 r  adc_impl/adc_enc_impl/adc_enc_obuf/OB
                         net (fo=0)                   0.000    21.044    adc_encode_n
    W16                                                               r  adc_encode_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_impl/adc_enc_impl/adc_enc_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_enc_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_encode_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.228ns  (logic 2.227ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_enc_clk fall edge)
                                                     12.500    12.500 f  
    D17                                               0.000    12.500 f  sys_clkp (IN)
                         net (fo=0)                   0.000    12.500    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988    13.488 f  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233    14.721    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    14.810 f  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.822    enc_clk_inst/inst/clk_out1_enc_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.918 f  enc_clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.897    18.815    adc_impl/adc_enc_impl/clk
    OLOGIC_X0Y18         ODDR                                         f  adc_impl/adc_enc_impl/adc_enc_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         ODDR (Prop_oddr_C_Q)         0.472    19.287 r  adc_impl/adc_enc_impl/adc_enc_oddr/Q
                         net (fo=1, routed)           0.001    19.288    adc_impl/adc_enc_impl/adc_encode_int
    W15                  OBUFDS (Prop_obufds_I_O)     1.755    21.043 r  adc_impl/adc_enc_impl/adc_enc_obuf/O
                         net (fo=0)                   0.000    21.043    adc_encode_p
    W15                                                               r  adc_encode_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_impl/adc_enc_impl/adc_enc_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_enc_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_encode_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.914ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out1_enc_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.659     2.254    adc_impl/adc_enc_impl/clk
    OLOGIC_X0Y18         ODDR                                         r  adc_impl/adc_enc_impl/adc_enc_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         ODDR (Prop_oddr_C_Q)         0.177     2.431 r  adc_impl/adc_enc_impl/adc_enc_oddr/Q
                         net (fo=1, routed)           0.001     2.432    adc_impl/adc_enc_impl/adc_encode_int
    W15                  OBUFDS (Prop_obufds_I_O)     0.737     3.169 r  adc_impl/adc_enc_impl/adc_enc_obuf/O
                         net (fo=0)                   0.000     3.169    adc_encode_p
    W15                                                               r  adc_encode_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_impl/adc_enc_impl/adc_enc_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_enc_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_encode_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.915ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out1_enc_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.659     2.254    adc_impl/adc_enc_impl/clk
    OLOGIC_X0Y18         ODDR                                         r  adc_impl/adc_enc_impl/adc_enc_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         ODDR (Prop_oddr_C_Q)         0.177     2.431 r  adc_impl/adc_enc_impl/adc_enc_oddr/Q
                         net (fo=1, routed)           0.001     2.432    adc_impl/adc_enc_impl/adc_encode_int
    W15                  OBUFDS (Prop_obufds_I_OB)    0.738     3.170 r  adc_impl/adc_enc_impl/adc_enc_obuf/OB
                         net (fo=0)                   0.000     3.170    adc_encode_n
    W16                                                               r  adc_encode_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_enc_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_enc_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/idelay_adc/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.687ns  (logic 0.096ns (2.604%)  route 3.591ns (97.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk fall edge)
                                                      2.500     2.500 f  
    D17                                               0.000     2.500 f  sys_clkp (IN)
                         net (fo=0)                   0.000     2.500    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     3.488 f  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     4.721    enc_clk_inst/inst/clk_in1_enc_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.810 f  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.822    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.918 f  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.578     8.496    adc_impl/clk_out2
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   f  adc_impl/idelay_adc/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_enc_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/idelay_adc/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.260ns  (logic 0.026ns (2.064%)  route 1.234ns (97.936%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.571     2.166    adc_impl/clk_out2
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   r  adc_impl/idelay_adc/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            phy_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 0.029ns (1.785%)  route 1.596ns (98.215%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      6.448     6.448 f  
    W19                                               0.000     6.448 f  okUH[0] (IN)
                         net (fo=0)                   0.000     6.448    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     6.903 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     7.383    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     4.222 f  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     4.761    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.790 f  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     5.686    phy_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.625     4.061 f  phy_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.700     4.761    phy_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.790 f  phy_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.896     5.686    phy_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  phy_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            phy_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.091ns (2.463%)  route 3.603ns (97.537%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680    -0.369    phy_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    -4.063 r  phy_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.923    -2.140    phy_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  phy_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.680    -0.369    phy_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  phy_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_enc_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_enc_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_enc_clk fall edge)
                                                      2.500     2.500 f  
    D17                                               0.000     2.500 f  sys_clkp (IN)
                         net (fo=0)                   0.000     2.500    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     3.488 f  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     4.721    enc_clk_inst/inst/clk_in1_enc_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.089     4.810 f  enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     4.824    enc_clk_inst/inst/clkfbout_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   f  enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_enc_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_enc_clk rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.911    enc_clk_inst/inst/clkfbout_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   r  enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.082ns  (logic 2.819ns (31.039%)  route 6.263ns (68.961%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.897     0.393    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     0.849 r  fifo_busy_reg/Q
                         net (fo=5, routed)           6.263     7.112    led_TRI[2]
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.475 r  led_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     9.475    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 2.943ns (32.850%)  route 6.016ns (67.150%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.722     0.218    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.456     0.674 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          1.472     2.146    ep00data
    SLICE_X0Y45          LUT1 (Prop_lut1_I0_O)        0.124     2.270 r  led_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           4.544     6.814    led_TRI[6]
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.177 r  led_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     9.177    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_spi_inst/dac_sdio_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_sdio
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.329ns  (logic 3.142ns (37.725%)  route 5.187ns (62.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.723     0.219    dac_spi_inst/okClk
    SLICE_X5Y52          FDRE                                         r  dac_spi_inst/dac_sdio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     0.675 r  dac_spi_inst/dac_sdio_reg/Q
                         net (fo=1, routed)           5.187     5.862    dac_sdio_OBUF
    Y2                   OBUF (Prop_obuf_I_O)         2.686     8.548 r  dac_sdio_OBUF_inst/O
                         net (fo=0)                   0.000     8.548    dac_sdio
    Y2                                                                r  dac_sdio (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_spi_inst/dac_cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 3.147ns (38.255%)  route 5.079ns (61.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.644     0.140    dac_spi_inst/okClk
    SLICE_X9Y54          FDRE                                         r  dac_spi_inst/dac_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.456     0.596 r  dac_spi_inst/dac_cs_n_reg/Q
                         net (fo=1, routed)           5.079     5.675    dac_cs_n_OBUF
    W2                   OBUF (Prop_obuf_I_O)         2.691     8.366 r  dac_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     8.366    dac_cs_n
    W2                                                                r  dac_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_spi_inst/dac_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 3.152ns (39.243%)  route 4.880ns (60.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.644     0.140    dac_spi_inst/okClk
    SLICE_X9Y53          FDRE                                         r  dac_spi_inst/dac_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     0.596 r  dac_spi_inst/dac_sclk_reg/Q
                         net (fo=7, routed)           4.880     5.476    dac_sclk_OBUF
    Y3                   OBUF (Prop_obuf_I_O)         2.696     8.171 r  dac_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     8.171    dac_sclk
    Y3                                                                r  dac_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_spi_inst/dac_reset_pinmd_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_reset_pinmd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 3.236ns (53.771%)  route 2.783ns (46.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.620     0.116    dac_spi_inst/okClk
    SLICE_X58Y83         FDRE                                         r  dac_spi_inst/dac_reset_pinmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.518     0.634 r  dac_spi_inst/dac_reset_pinmd_reg/Q
                         net (fo=1, routed)           2.783     3.417    dac_reset_pinmd_OBUF
    AB3                  OBUF (Prop_obuf_I_O)         2.718     6.135 r  dac_reset_pinmd_OBUF_inst/O
                         net (fo=0)                   0.000     6.135    dac_reset_pinmd
    AB3                                                               r  dac_reset_pinmd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okAA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.511ns  (logic 3.170ns (57.523%)  route 2.341ns (42.477%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.818     0.314    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y46         FDRE                                         r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     0.832 r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/Q
                         net (fo=2, routed)           2.341     3.173    okHI/tbuf/I
    N13                  OBUFT (Prop_obuft_I_O)       2.652     5.825 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.825    okAA
    N13                                                               r  okAA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.970ns  (logic 0.478ns (24.268%)  route 1.492ns (75.732%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.630     0.126    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y71         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.478     0.604 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.492     2.096    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.518ns (26.683%)  route 1.423ns (73.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.630     0.126    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y71         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.518     0.644 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.423     2.067    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.648ns  (logic 0.418ns (25.359%)  route 1.230ns (74.641%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.509    -0.539    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y71         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.418    -0.121 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.230     1.109    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.674ns  (logic 0.385ns (23.004%)  route 1.289ns (76.996%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.509    -0.539    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y71         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.385    -0.154 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.289     1.134    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okAA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 0.988ns (51.966%)  route 0.913ns (48.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.640     0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y48         FDRE                                         r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.143 r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           0.913     2.056    okHI/tbuf/T
    N13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.880 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.880    okAA
    N13                                                               r  okAA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_spi_inst/dac_reset_pinmd_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_reset_pinmd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.398ns (60.514%)  route 0.913ns (39.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.559     0.897    dac_spi_inst/okClk
    SLICE_X58Y83         FDRE                                         r  dac_spi_inst/dac_reset_pinmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  dac_spi_inst/dac_reset_pinmd_reg/Q
                         net (fo=1, routed)           0.913     1.974    dac_reset_pinmd_OBUF
    AB3                  OBUF (Prop_obuf_I_O)         1.234     3.208 r  dac_reset_pinmd_OBUF_inst/O
                         net (fo=0)                   0.000     3.208    dac_reset_pinmd
    AB3                                                               r  dac_reset_pinmd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 0.674ns (23.042%)  route 2.252ns (76.958%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.601     0.939    wire00/okHE[40]
    SLICE_X7Y54          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.080 r  wire00/ep_dataout_reg[0]/Q
                         net (fo=46, routed)          0.570     1.650    ep00data
    SLICE_X0Y45          LUT1 (Prop_lut1_I0_O)        0.045     1.695 f  led_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           1.682     3.377    led_TRI[6]
    B16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.488     3.865 r  led_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     3.865    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_spi_inst/dac_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.263ns  (logic 1.353ns (41.456%)  route 1.911ns (58.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    dac_spi_inst/okClk
    SLICE_X9Y53          FDRE                                         r  dac_spi_inst/dac_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.052 r  dac_spi_inst/dac_sclk_reg/Q
                         net (fo=7, routed)           1.911     2.963    dac_sclk_OBUF
    Y3                   OBUF (Prop_obuf_I_O)         1.212     4.175 r  dac_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.175    dac_sclk
    Y3                                                                r  dac_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_spi_inst/dac_cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.321ns  (logic 1.348ns (40.589%)  route 1.973ns (59.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.573     0.911    dac_spi_inst/okClk
    SLICE_X9Y54          FDRE                                         r  dac_spi_inst/dac_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     1.052 r  dac_spi_inst/dac_cs_n_reg/Q
                         net (fo=1, routed)           1.973     3.025    dac_cs_n_OBUF
    W2                   OBUF (Prop_obuf_I_O)         1.207     4.232 r  dac_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     4.232    dac_cs_n
    W2                                                                r  dac_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.330ns  (logic 0.657ns (19.717%)  route 2.673ns (80.283%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.668     1.007    okClk
    SLICE_X0Y46          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.148 f  fifo_busy_reg/Q
                         net (fo=5, routed)           2.673     3.821    led_TRI[2]
    A14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.516     4.337 r  led_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     4.337    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_spi_inst/dac_sdio_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dac_sdio
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.404ns  (logic 1.343ns (39.472%)  route 2.060ns (60.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.602     0.940    dac_spi_inst/okClk
    SLICE_X5Y52          FDRE                                         r  dac_spi_inst/dac_sdio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.081 r  dac_spi_inst/dac_sdio_reg/Q
                         net (fo=1, routed)           2.060     3.141    dac_sdio_OBUF
    Y2                   OBUF (Prop_obuf_I_O)         1.202     4.344 r  dac_sdio_OBUF_inst/O
                         net (fo=0)                   0.000     4.344    dac_sdio
    Y2                                                                r  dac_sdio (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 0.029ns (2.080%)  route 1.365ns (97.920%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     5.415 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.895    okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.161     2.734 f  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.540     3.273    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.302 f  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.826     4.128    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.091ns (2.813%)  route 3.143ns (97.187%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     0.903 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.065    okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.322    -5.258 r  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.630    -3.628    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.537 r  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.513    -2.023    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_data_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_sequential_main_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 0.372ns (5.447%)  route 6.458ns (94.553%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           3.803     3.803    adc_impl/adc_frame_impl/locked
    SLICE_X1Y47          LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_3/O
                         net (fo=1, routed)           1.037     4.963    adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_3_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.087 r  adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_2/O
                         net (fo=1, routed)           1.619     6.706    adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_2_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.830    adc_impl_n_38
    SLICE_X12Y49         FDRE                                         r  FSM_sequential_main_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.840     3.191    adc_data_clk
    SLICE_X12Y49         FDRE                                         r  FSM_sequential_main_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            FSM_sequential_main_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.135ns (6.422%)  route 1.967ns (93.578%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.921     0.921    adc_impl/adc_frame_impl/idelay_rdy
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.966 r  adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_3/O
                         net (fo=1, routed)           0.430     1.395    adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_3_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.440 r  adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_2/O
                         net (fo=1, routed)           0.617     2.057    adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_2_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.102 r  adc_impl/adc_frame_impl/FSM_sequential_main_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    adc_impl_n_38
    SLICE_X12Y49         FDRE                                         r  FSM_sequential_main_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=177, routed)         0.330     1.553    adc_data_clk
    SLICE_X12Y49         FDRE                                         r  FSM_sequential_main_state_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[10].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 0.124ns (1.801%)  route 6.763ns (98.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.196     5.196    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.124     5.320 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.567     6.887    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y95         ODDR                                         r  dac_io/inst/pins[10].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.588     2.019    dac_io/inst/clk_in
    OLOGIC_X1Y95         ODDR                                         r  dac_io/inst/pins[10].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[8].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.864ns  (logic 0.124ns (1.806%)  route 6.740ns (98.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.196     5.196    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.124     5.320 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.545     6.864    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y96         ODDR                                         r  dac_io/inst/pins[8].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.588     2.019    dac_io/inst/clk_in
    OLOGIC_X1Y96         ODDR                                         r  dac_io/inst/pins[8].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[1].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.850ns  (logic 0.124ns (1.810%)  route 6.726ns (98.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.196     5.196    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.124     5.320 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.531     6.850    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587     2.018    dac_io/inst/clk_in
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[9].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.848ns  (logic 0.124ns (1.811%)  route 6.724ns (98.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.196     5.196    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.124     5.320 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.528     6.848    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.584     2.015    dac_io/inst/clk_in
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[0].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.831ns  (logic 0.124ns (1.815%)  route 6.707ns (98.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.196     5.196    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.124     5.320 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.511     6.831    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587     2.018    dac_io/inst/clk_in
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[4].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 0.124ns (1.817%)  route 6.699ns (98.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.679     5.679    locked_dac_clk
    SLICE_X79Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.803 r  dac_io_i_1/O
                         net (fo=4, routed)           1.020     6.823    dac_io/inst/io_reset
    OLOGIC_X1Y68         ODDR                                         r  dac_io/inst/pins[4].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.581     2.012    dac_io/inst/clk_in
    OLOGIC_X1Y68         ODDR                                         r  dac_io/inst/pins[4].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[2].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.817ns  (logic 0.124ns (1.819%)  route 6.693ns (98.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.196     5.196    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.124     5.320 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.498     6.817    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.587     2.018    dac_io/inst/clk_in
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[5].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 0.124ns (1.819%)  route 6.691ns (98.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.679     5.679    locked_dac_clk
    SLICE_X79Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.803 r  dac_io_i_1/O
                         net (fo=4, routed)           1.013     6.815    dac_io/inst/io_reset
    OLOGIC_X1Y70         ODDR                                         r  dac_io/inst/pins[5].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.577     2.008    dac_io/inst/clk_in
    OLOGIC_X1Y70         ODDR                                         r  dac_io/inst/pins[5].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[11].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.800ns  (logic 0.124ns (1.824%)  route 6.676ns (98.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.196     5.196    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.124     5.320 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           1.480     6.800    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y85         ODDR                                         r  dac_io/inst/pins[11].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.584     2.015    dac_io/inst/clk_in
    OLOGIC_X1Y85         ODDR                                         r  dac_io/inst/pins[11].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[7].oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.709ns  (logic 0.124ns (1.848%)  route 6.585ns (98.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.679     5.679    locked_dac_clk
    SLICE_X79Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.803 r  dac_io_i_1/O
                         net (fo=4, routed)           0.906     6.709    dac_io/inst/io_reset
    OLOGIC_X1Y69         ODDR                                         r  dac_io/inst/pins[7].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     4.871 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     6.033    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -1.290 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     0.340    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.680     2.111    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -1.583 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     0.340    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.431 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          1.577     2.008    dac_io/inst/clk_in
    OLOGIC_X1Y69         ODDR                                         r  dac_io/inst/pins[7].oddr_inst/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[3].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.915ns  (logic 0.045ns (1.544%)  route 2.870ns (98.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.228     2.228    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.273 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.642     2.915    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y87         ODDR                                         r  dac_io/inst/pins[3].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871     3.181    dac_io/inst/clk_in
    OLOGIC_X1Y87         ODDR                                         r  dac_io/inst/pins[3].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[11].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.922ns  (logic 0.045ns (1.540%)  route 2.877ns (98.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.228     2.228    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.273 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.649     2.922    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y85         ODDR                                         r  dac_io/inst/pins[11].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.869     3.179    dac_io/inst/clk_in
    OLOGIC_X1Y85         ODDR                                         r  dac_io/inst/pins[11].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[2].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.948ns  (logic 0.045ns (1.526%)  route 2.903ns (98.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.228     2.228    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.273 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.676     2.948    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871     3.181    dac_io/inst/clk_in
    OLOGIC_X1Y89         ODDR                                         r  dac_io/inst/pins[2].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[1].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.959ns  (logic 0.045ns (1.521%)  route 2.914ns (98.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.228     2.228    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.273 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.687     2.959    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871     3.181    dac_io/inst/clk_in
    OLOGIC_X1Y88         ODDR                                         r  dac_io/inst/pins[1].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[9].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.969ns  (logic 0.045ns (1.516%)  route 2.924ns (98.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.228     2.228    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.273 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.696     2.969    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.869     3.179    dac_io/inst/clk_in
    OLOGIC_X1Y86         ODDR                                         r  dac_io/inst/pins[9].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[10].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.992ns  (logic 0.045ns (1.504%)  route 2.947ns (98.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.228     2.228    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.273 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.719     2.992    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y95         ODDR                                         r  dac_io/inst/pins[10].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.872     3.182    dac_io/inst/clk_in
    OLOGIC_X1Y95         ODDR                                         r  dac_io/inst/pins[10].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[6].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.017ns  (logic 0.045ns (1.492%)  route 2.972ns (98.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.531     2.531    locked_dac_clk
    SLICE_X79Y65         LUT2 (Prop_lut2_I0_O)        0.045     2.576 r  dac_io_i_1/O
                         net (fo=4, routed)           0.441     3.017    dac_io/inst/io_reset
    OLOGIC_X1Y67         ODDR                                         r  dac_io/inst/pins[6].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.867     3.177    dac_io/inst/clk_in
    OLOGIC_X1Y67         ODDR                                         r  dac_io/inst/pins[6].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[0].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.023ns  (logic 0.045ns (1.489%)  route 2.978ns (98.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.228     2.228    locked_dac_clk
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.273 r  dac_io_i_1_replica/O
                         net (fo=8, routed)           0.750     3.023    dac_io/inst/dac_io_i_1_n_0_repN_alias
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871     3.181    dac_io/inst/clk_in
    OLOGIC_X1Y90         ODDR                                         r  dac_io/inst/pins[0].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[7].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.038ns  (logic 0.045ns (1.481%)  route 2.993ns (98.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.531     2.531    locked_dac_clk
    SLICE_X79Y65         LUT2 (Prop_lut2_I0_O)        0.045     2.576 r  dac_io_i_1/O
                         net (fo=4, routed)           0.462     3.038    dac_io/inst/io_reset
    OLOGIC_X1Y69         ODDR                                         r  dac_io/inst/pins[7].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.865     3.175    dac_io/inst/clk_in
    OLOGIC_X1Y69         ODDR                                         r  dac_io/inst/pins[7].oddr_inst/C

Slack:                    inf
  Source:                 phy_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dac_io/inst/pins[5].oddr_inst/R
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@3.968ns fall@8.928ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.059ns  (logic 0.045ns (1.471%)  route 3.014ns (98.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  phy_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.531     2.531    locked_dac_clk
    SLICE_X79Y65         LUT2 (Prop_lut2_I0_O)        0.045     2.576 r  dac_io_i_1/O
                         net (fo=4, routed)           0.484     3.059    dac_io/inst/io_reset
    OLOGIC_X1Y70         ODDR                                         r  dac_io/inst/pins[5].oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.968     3.968 r  
    W19                                               0.000     3.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000     3.968    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     4.423 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     4.903    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     1.742 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     2.281    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.310 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.896     3.206    phy_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     1.581 r  phy_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.281    phy_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.310 r  phy_pll/inst/clkout1_buf/O
                         net (fo=26, routed)          0.865     3.175    dac_io/inst/clk_in
    OLOGIC_X1Y70         ODDR                                         r  dac_io/inst/pins[5].oddr_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 3.214ns (61.583%)  route 2.005ns (38.417%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           2.005     5.219    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X14Y68         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.511    -0.537    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y68         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 0.124ns (2.615%)  route 4.617ns (97.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           4.125     4.125    adc_impl/locked
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.124     4.249 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.493     4.741    adc_impl_n_42
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[3]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 0.124ns (2.615%)  route 4.617ns (97.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           4.125     4.125    adc_impl/locked
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.124     4.249 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.493     4.741    adc_impl_n_42
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[4]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 0.124ns (2.615%)  route 4.617ns (97.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           4.125     4.125    adc_impl/locked
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.124     4.249 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.493     4.741    adc_impl_n_42
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[5]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 0.150ns (3.246%)  route 4.471ns (96.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           4.125     4.125    adc_impl/locked
    SLICE_X0Y46          LUT5 (Prop_lut5_I3_O)        0.150     4.275 r  adc_impl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.346     4.621    adc_impl_n_37
    SLICE_X0Y46          FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X0Y46          FDRE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 0.124ns (2.695%)  route 4.477ns (97.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           4.125     4.125    adc_impl/locked
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.124     4.249 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.353     4.601    adc_impl_n_42
    SLICE_X1Y45          FDRE                                         r  delay_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X1Y45          FDRE                                         r  delay_counter_reg[6]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 0.124ns (2.695%)  route 4.477ns (97.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           4.125     4.125    adc_impl/locked
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.124     4.249 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.353     4.601    adc_impl_n_42
    SLICE_X1Y45          FDRE                                         r  delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X1Y45          FDRE                                         r  delay_counter_reg[7]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.124ns (2.699%)  route 4.471ns (97.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           4.125     4.125    adc_impl/locked
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.124     4.249 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.346     4.595    adc_impl_n_42
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[0]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.124ns (2.699%)  route 4.471ns (97.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           4.125     4.125    adc_impl/locked
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.124     4.249 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.346     4.595    adc_impl_n_42
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.124ns (2.699%)  route 4.471ns (97.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           4.125     4.125    adc_impl/locked
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.124     4.249 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.346     4.595    adc_impl_n_42
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        1.768    -0.281    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.218ns (24.515%)  route 0.671ns (75.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 0.745 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.671     0.889    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X17Y47         FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.915     0.745    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y47         FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.045ns (4.976%)  route 0.859ns (95.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 f  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.859     0.859    adc_impl/idelay_rdy
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.045     0.904 r  adc_impl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.904    adc_impl_n_35
    SLICE_X0Y46          FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X0Y46          FDRE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.045ns (4.411%)  route 0.975ns (95.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.849     0.849    adc_impl/idelay_rdy
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.045     0.894 r  adc_impl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.126     1.020    adc_impl_n_37
    SLICE_X0Y46          FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X0Y46          FDRE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.045ns (4.403%)  route 0.977ns (95.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.849     0.849    adc_impl/idelay_rdy
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.128     1.022    adc_impl_n_42
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[0]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.045ns (4.403%)  route 0.977ns (95.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.849     0.849    adc_impl/idelay_rdy
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.128     1.022    adc_impl_n_42
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.045ns (4.403%)  route 0.977ns (95.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.849     0.849    adc_impl/idelay_rdy
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.128     1.022    adc_impl_n_42
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[2]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.045ns (4.387%)  route 0.981ns (95.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.849     0.849    adc_impl/idelay_rdy
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.132     1.026    adc_impl_n_42
    SLICE_X1Y45          FDRE                                         r  delay_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X1Y45          FDRE                                         r  delay_counter_reg[6]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.045ns (4.387%)  route 0.981ns (95.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.849     0.849    adc_impl/idelay_rdy
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.132     1.026    adc_impl_n_42
    SLICE_X1Y45          FDRE                                         r  delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X1Y45          FDRE                                         r  delay_counter_reg[7]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.045ns (4.172%)  route 1.034ns (95.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.849     0.849    adc_impl/idelay_rdy
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.185     1.079    adc_impl_n_42
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[3]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.045ns (4.172%)  route 1.034ns (95.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=6, routed)           0.849     0.849    adc_impl/idelay_rdy
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.185     1.079    adc_impl_n_42
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1048, routed)        0.945     0.775    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[4]/C





