// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Crypto1_Crypto1,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.108920,HLS_SYN_LAT=154651,HLS_SYN_TPT=none,HLS_SYN_MEM=256,HLS_SYN_DSP=0,HLS_SYN_FF=34765,HLS_SYN_LUT=52131,HLS_VERSION=2023_1}" *)

module Crypto1 (
        ap_clk,
        ap_rst_n,
        DataInStream_TDATA,
        DataInStream_TVALID,
        DataInStream_TREADY,
        DataInStream_TKEEP,
        DataInStream_TSTRB,
        DataInStream_TLAST,
        DataOutStream_TDATA,
        DataOutStream_TVALID,
        DataOutStream_TREADY,
        DataOutStream_TKEEP,
        DataOutStream_TSTRB,
        DataOutStream_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 82'd1;
parameter    ap_ST_fsm_state2 = 82'd2;
parameter    ap_ST_fsm_state3 = 82'd4;
parameter    ap_ST_fsm_state4 = 82'd8;
parameter    ap_ST_fsm_state5 = 82'd16;
parameter    ap_ST_fsm_state6 = 82'd32;
parameter    ap_ST_fsm_state7 = 82'd64;
parameter    ap_ST_fsm_state8 = 82'd128;
parameter    ap_ST_fsm_state9 = 82'd256;
parameter    ap_ST_fsm_state10 = 82'd512;
parameter    ap_ST_fsm_state11 = 82'd1024;
parameter    ap_ST_fsm_state12 = 82'd2048;
parameter    ap_ST_fsm_state13 = 82'd4096;
parameter    ap_ST_fsm_state14 = 82'd8192;
parameter    ap_ST_fsm_state15 = 82'd16384;
parameter    ap_ST_fsm_state16 = 82'd32768;
parameter    ap_ST_fsm_state17 = 82'd65536;
parameter    ap_ST_fsm_state18 = 82'd131072;
parameter    ap_ST_fsm_state19 = 82'd262144;
parameter    ap_ST_fsm_state20 = 82'd524288;
parameter    ap_ST_fsm_state21 = 82'd1048576;
parameter    ap_ST_fsm_state22 = 82'd2097152;
parameter    ap_ST_fsm_state23 = 82'd4194304;
parameter    ap_ST_fsm_state24 = 82'd8388608;
parameter    ap_ST_fsm_state25 = 82'd16777216;
parameter    ap_ST_fsm_state26 = 82'd33554432;
parameter    ap_ST_fsm_state27 = 82'd67108864;
parameter    ap_ST_fsm_state28 = 82'd134217728;
parameter    ap_ST_fsm_state29 = 82'd268435456;
parameter    ap_ST_fsm_state30 = 82'd536870912;
parameter    ap_ST_fsm_state31 = 82'd1073741824;
parameter    ap_ST_fsm_state32 = 82'd2147483648;
parameter    ap_ST_fsm_state33 = 82'd4294967296;
parameter    ap_ST_fsm_state34 = 82'd8589934592;
parameter    ap_ST_fsm_state35 = 82'd17179869184;
parameter    ap_ST_fsm_state36 = 82'd34359738368;
parameter    ap_ST_fsm_state37 = 82'd68719476736;
parameter    ap_ST_fsm_state38 = 82'd137438953472;
parameter    ap_ST_fsm_state39 = 82'd274877906944;
parameter    ap_ST_fsm_state40 = 82'd549755813888;
parameter    ap_ST_fsm_state41 = 82'd1099511627776;
parameter    ap_ST_fsm_state42 = 82'd2199023255552;
parameter    ap_ST_fsm_state43 = 82'd4398046511104;
parameter    ap_ST_fsm_state44 = 82'd8796093022208;
parameter    ap_ST_fsm_state45 = 82'd17592186044416;
parameter    ap_ST_fsm_state46 = 82'd35184372088832;
parameter    ap_ST_fsm_state47 = 82'd70368744177664;
parameter    ap_ST_fsm_state48 = 82'd140737488355328;
parameter    ap_ST_fsm_state49 = 82'd281474976710656;
parameter    ap_ST_fsm_state50 = 82'd562949953421312;
parameter    ap_ST_fsm_state51 = 82'd1125899906842624;
parameter    ap_ST_fsm_state52 = 82'd2251799813685248;
parameter    ap_ST_fsm_state53 = 82'd4503599627370496;
parameter    ap_ST_fsm_state54 = 82'd9007199254740992;
parameter    ap_ST_fsm_state55 = 82'd18014398509481984;
parameter    ap_ST_fsm_state56 = 82'd36028797018963968;
parameter    ap_ST_fsm_state57 = 82'd72057594037927936;
parameter    ap_ST_fsm_state58 = 82'd144115188075855872;
parameter    ap_ST_fsm_state59 = 82'd288230376151711744;
parameter    ap_ST_fsm_state60 = 82'd576460752303423488;
parameter    ap_ST_fsm_state61 = 82'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 82'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 82'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 82'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 82'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 82'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 82'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 82'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 82'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 82'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 82'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 82'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 82'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 82'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 82'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 82'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 82'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 82'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 82'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 82'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 82'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 82'd2417851639229258349412352;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 18;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] DataInStream_TDATA;
input   DataInStream_TVALID;
output   DataInStream_TREADY;
input  [3:0] DataInStream_TKEEP;
input  [3:0] DataInStream_TSTRB;
input  [0:0] DataInStream_TLAST;
output  [31:0] DataOutStream_TDATA;
output   DataOutStream_TVALID;
input   DataOutStream_TREADY;
output  [3:0] DataOutStream_TKEEP;
output  [3:0] DataOutStream_TSTRB;
output  [0:0] DataOutStream_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [81:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] RAMSel;
wire   [31:0] RAMSel1;
wire   [31:0] NTTTwiddleIn_q0;
wire   [31:0] INTTTwiddleIn_q0;
wire   [31:0] OP;
wire   [31:0] OP_read_read_fu_456_p2;
reg   [31:0] OP_read_reg_3651;
reg   [31:0] RAMSel_read_reg_3655;
wire  signed [40:0] sub_ln267_fu_1456_p2;
reg   [40:0] sub_ln267_reg_3663;
wire  signed [40:0] sub_ln268_fu_1487_p2;
reg   [40:0] sub_ln268_reg_3669;
wire  signed [40:0] sub_ln230_fu_1518_p2;
reg   [40:0] sub_ln230_reg_3675;
wire  signed [40:0] sub_ln231_fu_1549_p2;
reg   [40:0] sub_ln231_reg_3681;
wire  signed [40:0] sub_ln188_fu_1580_p2;
reg   [40:0] sub_ln188_reg_3687;
wire  signed [40:0] sub_ln189_fu_1611_p2;
reg   [40:0] sub_ln189_reg_3693;
wire  signed [40:0] sub_ln99_fu_1642_p2;
reg   [40:0] sub_ln99_reg_3699;
wire  signed [40:0] sub_ln80_fu_1673_p2;
reg   [40:0] sub_ln80_reg_3705;
wire  signed [40:0] sub_ln372_fu_1702_p2;
reg   [40:0] sub_ln372_reg_3732;
wire    ap_CS_fsm_state2;
wire   [41:0] add_ln375_fu_1712_p2;
reg   [41:0] add_ln375_reg_3739;
wire   [41:0] add_ln375_1_fu_1718_p2;
reg   [41:0] add_ln375_1_reg_3746;
wire  signed [40:0] sub_ln300_fu_1761_p2;
reg   [40:0] sub_ln300_reg_3774;
wire   [41:0] add_ln302_fu_1771_p2;
reg   [41:0] add_ln302_reg_3781;
wire   [41:0] add_ln302_1_fu_1777_p2;
reg   [41:0] add_ln302_1_reg_3788;
wire   [0:0] icmp_ln366_fu_1825_p2;
reg   [0:0] icmp_ln366_reg_3801;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln363_fu_1801_p2;
wire   [3:0] sub_ln363_3_fu_1839_p2;
reg   [3:0] sub_ln363_3_reg_3806;
wire   [0:0] select_ln363_2_fu_1857_p3;
reg   [0:0] select_ln363_2_reg_3813;
wire   [6:0] select_ln363_fu_1898_p3;
reg   [6:0] select_ln363_reg_3841;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln363_5_fu_1904_p2;
reg   [3:0] add_ln363_5_reg_3846;
wire   [5:0] trunc_ln363_fu_1924_p1;
reg   [5:0] trunc_ln363_reg_3852;
wire  signed [9:0] trunc_ln363_1_fu_1938_p1;
reg  signed [9:0] trunc_ln363_1_reg_3857;
wire   [11:0] shl_ln363_1_fu_1942_p2;
reg   [11:0] shl_ln363_1_reg_3862;
wire   [1:0] trunc_ln363_2_fu_1957_p1;
reg   [1:0] trunc_ln363_2_reg_3867;
wire   [5:0] trunc_ln366_fu_1965_p1;
reg   [5:0] trunc_ln366_reg_3872;
wire   [5:0] shr769_fu_1973_p2;
reg   [5:0] shr769_reg_3879;
wire   [13:0] trunc_ln395_fu_1985_p1;
reg   [13:0] trunc_ln395_reg_3885;
wire   [9:0] mul_ln369_fu_2009_p2;
reg   [9:0] mul_ln369_reg_3890;
wire    ap_CS_fsm_state5;
wire   [1:0] add_ln404_fu_2042_p2;
reg   [1:0] add_ln404_reg_3895;
reg   [11:0] lshr_ln4_reg_3900;
wire   [9:0] add_ln366_fu_2063_p2;
reg   [9:0] add_ln366_reg_3905;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state9;
wire   [31:0] TwiddleFactor_1_fu_2077_p6;
reg   [31:0] TwiddleFactor_1_reg_3931;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln366_1_fu_2118_p2;
reg   [0:0] icmp_ln366_1_reg_3942;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln363_1_fu_2094_p2;
wire   [3:0] sub_ln363_4_fu_2132_p2;
reg   [3:0] sub_ln363_4_reg_3947;
wire   [0:0] select_ln363_7_fu_2150_p3;
reg   [0:0] select_ln363_7_reg_3954;
wire   [6:0] select_ln363_5_fu_2191_p3;
reg   [6:0] select_ln363_5_reg_3982;
wire    ap_CS_fsm_state15;
wire   [3:0] add_ln363_9_fu_2197_p2;
reg   [3:0] add_ln363_9_reg_3987;
wire   [5:0] trunc_ln363_3_fu_2217_p1;
reg   [5:0] trunc_ln363_3_reg_3993;
wire  signed [9:0] trunc_ln363_4_fu_2231_p1;
reg  signed [9:0] trunc_ln363_4_reg_3998;
wire   [11:0] shl_ln363_3_fu_2235_p2;
reg   [11:0] shl_ln363_3_reg_4003;
wire   [1:0] trunc_ln363_5_fu_2250_p1;
reg   [1:0] trunc_ln363_5_reg_4008;
wire   [5:0] trunc_ln366_1_fu_2258_p1;
reg   [5:0] trunc_ln366_1_reg_4013;
wire   [5:0] shr769_1_fu_2266_p2;
reg   [5:0] shr769_1_reg_4020;
wire   [13:0] trunc_ln395_2_fu_2278_p1;
reg   [13:0] trunc_ln395_2_reg_4026;
wire   [9:0] mul_ln369_1_fu_2302_p2;
reg   [9:0] mul_ln369_1_reg_4031;
wire    ap_CS_fsm_state16;
wire   [1:0] add_ln404_1_fu_2335_p2;
reg   [1:0] add_ln404_1_reg_4036;
reg   [11:0] lshr_ln404_1_reg_4041;
wire   [9:0] add_ln366_2_fu_2356_p2;
reg   [9:0] add_ln366_2_reg_4046;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state20;
wire   [31:0] TwiddleFactor_3_fu_2376_p6;
reg   [31:0] TwiddleFactor_3_reg_4072;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln366_2_fu_2417_p2;
reg   [0:0] icmp_ln366_2_reg_4083;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln363_2_fu_2393_p2;
wire   [3:0] sub_ln363_5_fu_2431_p2;
reg   [3:0] sub_ln363_5_reg_4088;
wire   [0:0] select_ln363_11_fu_2449_p3;
reg   [0:0] select_ln363_11_reg_4095;
wire   [6:0] select_ln363_9_fu_2475_p3;
reg   [6:0] select_ln363_9_reg_4102;
wire    ap_CS_fsm_state26;
wire   [3:0] add_ln363_11_fu_2481_p2;
reg   [3:0] add_ln363_11_reg_4107;
wire   [5:0] trunc_ln363_6_fu_2501_p1;
reg   [5:0] trunc_ln363_6_reg_4113;
wire  signed [9:0] trunc_ln363_7_fu_2515_p1;
reg  signed [9:0] trunc_ln363_7_reg_4118;
wire   [11:0] shl_ln363_5_fu_2519_p2;
reg   [11:0] shl_ln363_5_reg_4123;
wire   [1:0] trunc_ln363_8_fu_2534_p1;
reg   [1:0] trunc_ln363_8_reg_4128;
wire   [5:0] trunc_ln366_2_fu_2542_p1;
reg   [5:0] trunc_ln366_2_reg_4133;
wire   [5:0] shr769_2_fu_2550_p2;
reg   [5:0] shr769_2_reg_4140;
wire   [13:0] trunc_ln395_4_fu_2562_p1;
reg   [13:0] trunc_ln395_4_reg_4146;
wire   [9:0] mul_ln369_2_fu_2586_p2;
reg   [9:0] mul_ln369_2_reg_4151;
wire    ap_CS_fsm_state27;
wire   [1:0] add_ln404_2_fu_2619_p2;
reg   [1:0] add_ln404_2_reg_4156;
reg   [11:0] lshr_ln404_2_reg_4161;
wire   [9:0] add_ln366_4_fu_2640_p2;
reg   [9:0] add_ln366_4_reg_4166;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state31;
wire   [31:0] TwiddleFactor_5_fu_2660_p6;
reg   [31:0] TwiddleFactor_5_reg_4192;
wire    ap_CS_fsm_state32;
wire   [3:0] j_5_fu_2695_p2;
reg   [3:0] j_5_reg_4206;
wire    ap_CS_fsm_state36;
wire   [0:0] icmp_ln291_fu_2677_p2;
wire   [0:0] icmp_ln293_fu_2701_p2;
reg   [0:0] icmp_ln293_reg_4212;
wire   [6:0] select_ln291_fu_2727_p3;
reg   [6:0] select_ln291_reg_4242;
wire    ap_CS_fsm_state37;
wire   [0:0] select_ln291_1_fu_2743_p3;
reg   [0:0] select_ln291_1_reg_4247;
wire   [5:0] trunc_ln291_fu_2772_p1;
reg   [5:0] trunc_ln291_reg_4254;
wire   [3:0] select_ln291_3_fu_2776_p3;
reg   [3:0] select_ln291_3_reg_4259;
wire   [3:0] add_ln291_fu_2788_p2;
reg   [3:0] add_ln291_reg_4266;
wire  signed [9:0] trunc_ln291_1_fu_2803_p1;
reg  signed [9:0] trunc_ln291_1_reg_4271;
wire   [5:0] trunc_ln293_fu_2807_p1;
reg   [5:0] trunc_ln293_reg_4276;
wire   [5:0] shr546_fu_2815_p2;
reg   [5:0] shr546_reg_4284;
wire   [9:0] mul_ln296_fu_2840_p2;
reg   [9:0] mul_ln296_reg_4290;
wire    ap_CS_fsm_state38;
wire   [11:0] shl_ln291_1_fu_2848_p2;
reg   [11:0] shl_ln291_1_reg_4295;
wire    ap_CS_fsm_state39;
wire   [9:0] add_ln293_3_fu_2867_p2;
reg   [9:0] add_ln293_3_reg_4300;
wire   [13:0] select_ln319_fu_2890_p3;
reg   [13:0] select_ln319_reg_4306;
wire   [1:0] add_ln327_fu_2907_p2;
reg   [1:0] add_ln327_reg_4311;
reg   [11:0] lshr_ln1_reg_4316;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state42;
wire   [31:0] TwiddleFactor_fu_2944_p6;
reg   [31:0] TwiddleFactor_reg_4341;
wire    ap_CS_fsm_state43;
wire   [3:0] j_11_fu_2979_p2;
reg   [3:0] j_11_reg_4355;
wire    ap_CS_fsm_state47;
wire   [0:0] icmp_ln291_1_fu_2961_p2;
wire   [0:0] icmp_ln293_1_fu_2985_p2;
reg   [0:0] icmp_ln293_1_reg_4361;
wire   [6:0] select_ln291_5_fu_3011_p3;
reg   [6:0] select_ln291_5_reg_4391;
wire    ap_CS_fsm_state48;
wire   [0:0] select_ln291_6_fu_3027_p3;
reg   [0:0] select_ln291_6_reg_4396;
wire   [5:0] trunc_ln291_3_fu_3056_p1;
reg   [5:0] trunc_ln291_3_reg_4403;
wire   [3:0] select_ln291_8_fu_3060_p3;
reg   [3:0] select_ln291_8_reg_4408;
wire   [3:0] add_ln291_2_fu_3072_p2;
reg   [3:0] add_ln291_2_reg_4415;
wire  signed [9:0] trunc_ln291_4_fu_3087_p1;
reg  signed [9:0] trunc_ln291_4_reg_4420;
wire   [5:0] trunc_ln293_1_fu_3091_p1;
reg   [5:0] trunc_ln293_1_reg_4425;
wire   [5:0] shr546_1_fu_3099_p2;
reg   [5:0] shr546_1_reg_4433;
wire   [9:0] mul_ln296_1_fu_3124_p2;
reg   [9:0] mul_ln296_1_reg_4439;
wire    ap_CS_fsm_state49;
wire   [11:0] shl_ln291_3_fu_3132_p2;
reg   [11:0] shl_ln291_3_reg_4444;
wire    ap_CS_fsm_state50;
wire   [9:0] add_ln293_4_fu_3151_p2;
reg   [9:0] add_ln293_4_reg_4449;
wire   [13:0] select_ln319_1_fu_3174_p3;
reg   [13:0] select_ln319_1_reg_4455;
wire   [1:0] add_ln327_1_fu_3191_p2;
reg   [1:0] add_ln327_1_reg_4460;
reg   [11:0] lshr_ln327_1_reg_4465;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state53;
wire   [31:0] TwiddleFactor_2_fu_3234_p6;
reg   [31:0] TwiddleFactor_2_reg_4490;
wire    ap_CS_fsm_state54;
wire   [3:0] j_16_fu_3269_p2;
reg   [3:0] j_16_reg_4504;
wire    ap_CS_fsm_state58;
wire   [0:0] icmp_ln291_2_fu_3251_p2;
wire   [0:0] icmp_ln293_2_fu_3275_p2;
reg   [0:0] icmp_ln293_2_reg_4510;
wire   [6:0] select_ln291_10_fu_3286_p3;
reg   [6:0] select_ln291_10_reg_4519;
wire    ap_CS_fsm_state59;
wire   [0:0] select_ln291_11_fu_3302_p3;
reg   [0:0] select_ln291_11_reg_4524;
wire   [5:0] trunc_ln291_6_fu_3331_p1;
reg   [5:0] trunc_ln291_6_reg_4531;
wire   [3:0] select_ln291_13_fu_3335_p3;
reg   [3:0] select_ln291_13_reg_4536;
wire   [3:0] add_ln291_4_fu_3347_p2;
reg   [3:0] add_ln291_4_reg_4543;
wire  signed [9:0] trunc_ln291_7_fu_3362_p1;
reg  signed [9:0] trunc_ln291_7_reg_4548;
wire   [5:0] trunc_ln293_2_fu_3366_p1;
reg   [5:0] trunc_ln293_2_reg_4553;
wire   [5:0] shr546_2_fu_3374_p2;
reg   [5:0] shr546_2_reg_4561;
wire   [9:0] mul_ln296_2_fu_3399_p2;
reg   [9:0] mul_ln296_2_reg_4567;
wire    ap_CS_fsm_state60;
wire   [11:0] shl_ln291_5_fu_3407_p2;
reg   [11:0] shl_ln291_5_reg_4572;
wire    ap_CS_fsm_state61;
wire   [9:0] add_ln293_5_fu_3426_p2;
reg   [9:0] add_ln293_5_reg_4577;
wire   [13:0] select_ln319_2_fu_3449_p3;
reg   [13:0] select_ln319_2_reg_4583;
wire   [1:0] add_ln327_2_fu_3466_p2;
reg   [1:0] add_ln327_2_reg_4588;
reg   [11:0] lshr_ln327_2_reg_4593;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state64;
wire   [31:0] TwiddleFactor_4_fu_3509_p6;
reg   [31:0] TwiddleFactor_4_reg_4618;
wire    ap_CS_fsm_state65;
wire  signed [41:0] sext_ln267_fu_3523_p1;
reg  signed [41:0] sext_ln267_reg_4623;
wire    ap_CS_fsm_state70;
wire   [41:0] add_ln267_fu_3526_p2;
reg   [41:0] add_ln267_reg_4628;
wire  signed [41:0] sext_ln268_fu_3533_p1;
reg  signed [41:0] sext_ln268_reg_4633;
wire   [41:0] add_ln268_fu_3536_p2;
reg   [41:0] add_ln268_reg_4638;
wire  signed [41:0] sext_ln230_fu_3543_p1;
reg  signed [41:0] sext_ln230_reg_4643;
wire   [41:0] add_ln230_fu_3546_p2;
reg   [41:0] add_ln230_reg_4648;
wire  signed [41:0] sext_ln231_fu_3553_p1;
reg  signed [41:0] sext_ln231_reg_4653;
wire   [41:0] add_ln231_fu_3556_p2;
reg   [41:0] add_ln231_reg_4658;
wire  signed [41:0] sext_ln188_fu_3563_p1;
reg  signed [41:0] sext_ln188_reg_4663;
wire   [41:0] add_ln188_fu_3566_p2;
reg   [41:0] add_ln188_reg_4668;
wire  signed [41:0] sext_ln189_fu_3573_p1;
reg  signed [41:0] sext_ln189_reg_4673;
wire   [41:0] add_ln189_fu_3576_p2;
reg   [41:0] add_ln189_reg_4678;
wire   [41:0] add_ln267_1_fu_3583_p2;
reg   [41:0] add_ln267_1_reg_4683;
wire    ap_CS_fsm_state72;
wire   [41:0] add_ln268_1_fu_3589_p2;
reg   [41:0] add_ln268_1_reg_4688;
wire   [41:0] add_ln230_1_fu_3595_p2;
reg   [41:0] add_ln230_1_reg_4693;
wire   [41:0] add_ln231_1_fu_3601_p2;
reg   [41:0] add_ln231_1_reg_4698;
wire   [41:0] add_ln188_1_fu_3607_p2;
reg   [41:0] add_ln188_1_reg_4703;
wire   [41:0] add_ln189_1_fu_3613_p2;
reg   [41:0] add_ln189_1_reg_4708;
wire  signed [41:0] sext_ln99_fu_3619_p1;
reg  signed [41:0] sext_ln99_reg_4713;
wire    ap_CS_fsm_state77;
wire   [41:0] add_ln99_fu_3622_p2;
reg   [41:0] add_ln99_reg_4718;
wire  signed [41:0] sext_ln80_fu_3629_p1;
reg  signed [41:0] sext_ln80_reg_4723;
wire   [41:0] add_ln80_fu_3632_p2;
reg   [41:0] add_ln80_reg_4728;
wire   [41:0] add_ln99_1_fu_3639_p2;
reg   [41:0] add_ln99_1_reg_4733;
wire    ap_CS_fsm_state80;
wire   [41:0] add_ln80_1_fu_3645_p2;
reg   [41:0] add_ln80_1_reg_4738;
reg   [12:0] DataRAM_address0;
reg    DataRAM_ce0;
reg    DataRAM_we0;
reg   [31:0] DataRAM_d0;
wire   [31:0] DataRAM_q0;
reg   [12:0] DataRAM_address1;
reg    DataRAM_ce1;
wire   [31:0] DataRAM_q1;
reg   [12:0] DataRAM_1_address0;
reg    DataRAM_1_ce0;
reg    DataRAM_1_we0;
reg   [31:0] DataRAM_1_d0;
wire   [31:0] DataRAM_1_q0;
reg   [12:0] DataRAM_1_address1;
reg    DataRAM_1_ce1;
wire   [31:0] DataRAM_1_q1;
reg   [12:0] DataRAM_2_address0;
reg    DataRAM_2_ce0;
reg    DataRAM_2_we0;
reg   [31:0] DataRAM_2_d0;
wire   [31:0] DataRAM_2_q0;
reg   [12:0] DataRAM_2_address1;
reg    DataRAM_2_ce1;
wire   [31:0] DataRAM_2_q1;
reg   [12:0] DataRAM_3_address0;
reg    DataRAM_3_ce0;
reg    DataRAM_3_we0;
reg   [31:0] DataRAM_3_d0;
wire   [31:0] DataRAM_3_q0;
reg   [12:0] DataRAM_3_address1;
reg    DataRAM_3_ce1;
wire   [31:0] DataRAM_3_q1;
reg   [12:0] DataRAM_4_address0;
reg    DataRAM_4_ce0;
reg    DataRAM_4_we0;
reg   [31:0] DataRAM_4_d0;
wire   [31:0] DataRAM_4_q0;
reg   [12:0] DataRAM_4_address1;
reg    DataRAM_4_ce1;
wire   [31:0] DataRAM_4_q1;
reg   [12:0] DataRAM_5_address0;
reg    DataRAM_5_ce0;
reg    DataRAM_5_we0;
reg   [31:0] DataRAM_5_d0;
wire   [31:0] DataRAM_5_q0;
reg   [12:0] DataRAM_5_address1;
reg    DataRAM_5_ce1;
wire   [31:0] DataRAM_5_q1;
reg   [12:0] DataRAM_6_address0;
reg    DataRAM_6_ce0;
reg    DataRAM_6_we0;
reg   [31:0] DataRAM_6_d0;
wire   [31:0] DataRAM_6_q0;
reg   [12:0] DataRAM_6_address1;
reg    DataRAM_6_ce1;
wire   [31:0] DataRAM_6_q1;
reg   [12:0] DataRAM_7_address0;
reg    DataRAM_7_ce0;
reg    DataRAM_7_we0;
reg   [31:0] DataRAM_7_d0;
wire   [31:0] DataRAM_7_q0;
reg   [12:0] DataRAM_7_address1;
reg    DataRAM_7_ce1;
wire   [31:0] DataRAM_7_q1;
reg   [11:0] NTTTWiddleRAM_0_address0;
reg    NTTTWiddleRAM_0_ce0;
reg    NTTTWiddleRAM_0_we0;
wire   [31:0] NTTTWiddleRAM_0_q0;
reg   [11:0] NTTTWiddleRAM_0_1_address0;
reg    NTTTWiddleRAM_0_1_ce0;
reg    NTTTWiddleRAM_0_1_we0;
wire   [31:0] NTTTWiddleRAM_0_1_q0;
reg   [11:0] NTTTWiddleRAM_0_2_address0;
reg    NTTTWiddleRAM_0_2_ce0;
reg    NTTTWiddleRAM_0_2_we0;
wire   [31:0] NTTTWiddleRAM_0_2_q0;
reg   [11:0] NTTTWiddleRAM_0_3_address0;
reg    NTTTWiddleRAM_0_3_ce0;
reg    NTTTWiddleRAM_0_3_we0;
wire   [31:0] NTTTWiddleRAM_0_3_q0;
reg   [11:0] INTTTWiddleRAM_0_address0;
reg    INTTTWiddleRAM_0_ce0;
reg    INTTTWiddleRAM_0_we0;
wire   [31:0] INTTTWiddleRAM_0_q0;
reg   [11:0] INTTTWiddleRAM_0_1_address0;
reg    INTTTWiddleRAM_0_1_ce0;
reg    INTTTWiddleRAM_0_1_we0;
wire   [31:0] INTTTWiddleRAM_0_1_q0;
reg   [11:0] INTTTWiddleRAM_0_2_address0;
reg    INTTTWiddleRAM_0_2_ce0;
reg    INTTTWiddleRAM_0_2_we0;
wire   [31:0] INTTTWiddleRAM_0_2_q0;
reg   [11:0] INTTTWiddleRAM_0_3_address0;
reg    INTTTWiddleRAM_0_3_ce0;
reg    INTTTWiddleRAM_0_3_we0;
wire   [31:0] INTTTWiddleRAM_0_3_q0;
reg   [5:0] ReadAddr_address0;
reg    ReadAddr_ce0;
reg    ReadAddr_we0;
reg   [9:0] ReadAddr_d0;
wire   [9:0] ReadAddr_q0;
reg   [3:0] ReadData_address0;
reg    ReadData_ce0;
reg    ReadData_we0;
reg   [31:0] ReadData_d0;
wire   [31:0] ReadData_q0;
reg   [3:0] ReadData_1_address0;
reg    ReadData_1_ce0;
reg    ReadData_1_we0;
reg   [31:0] ReadData_1_d0;
wire   [31:0] ReadData_1_q0;
reg   [3:0] ReadData_2_address0;
reg    ReadData_2_ce0;
reg    ReadData_2_we0;
reg   [31:0] ReadData_2_d0;
wire   [31:0] ReadData_2_q0;
reg   [3:0] ReadData_3_address0;
reg    ReadData_3_ce0;
reg    ReadData_3_we0;
reg   [31:0] ReadData_3_d0;
wire   [31:0] ReadData_3_q0;
reg   [5:0] InputIndex_address0;
reg    InputIndex_ce0;
reg    InputIndex_we0;
wire   [5:0] InputIndex_q0;
reg    InputIndex_ce1;
reg    InputIndex_we1;
reg   [5:0] OutputIndex_address0;
reg    OutputIndex_ce0;
reg    OutputIndex_we0;
wire   [5:0] OutputIndex_q0;
reg    OutputIndex_ce1;
reg    OutputIndex_we1;
reg   [3:0] PermuteData_address0;
reg    PermuteData_ce0;
reg    PermuteData_we0;
reg   [31:0] PermuteData_d0;
wire   [31:0] PermuteData_q0;
reg   [3:0] PermuteData_1_address0;
reg    PermuteData_1_ce0;
reg    PermuteData_1_we0;
reg   [31:0] PermuteData_1_d0;
wire   [31:0] PermuteData_1_q0;
reg   [3:0] PermuteData_2_address0;
reg    PermuteData_2_ce0;
reg    PermuteData_2_we0;
reg   [31:0] PermuteData_2_d0;
wire   [31:0] PermuteData_2_q0;
reg   [3:0] PermuteData_3_address0;
reg    PermuteData_3_ce0;
reg    PermuteData_3_we0;
reg   [31:0] PermuteData_3_d0;
wire   [31:0] PermuteData_3_q0;
reg   [3:0] NTTData_address0;
reg    NTTData_ce0;
reg    NTTData_we0;
reg   [31:0] NTTData_d0;
wire   [31:0] NTTData_q0;
reg   [3:0] NTTData_1_address0;
reg    NTTData_1_ce0;
reg    NTTData_1_we0;
reg   [31:0] NTTData_1_d0;
wire   [31:0] NTTData_1_q0;
reg   [3:0] NTTData_2_address0;
reg    NTTData_2_ce0;
reg    NTTData_2_we0;
reg   [31:0] NTTData_2_d0;
wire   [31:0] NTTData_2_q0;
reg   [3:0] NTTData_3_address0;
reg    NTTData_3_ce0;
reg    NTTData_3_we0;
reg   [31:0] NTTData_3_d0;
wire   [31:0] NTTData_3_q0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_done;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_idle;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din2;
wire   [1:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din3;
wire  signed [1:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din4;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_done;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_idle;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din2;
wire   [1:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din4;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_done;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_idle;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din2;
wire   [1:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din4;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_idle;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_ready;
wire   [11:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_ce0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_d0;
wire   [11:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_ce0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_d0;
wire   [11:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_ce0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_d0;
wire   [11:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_ce0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_d0;
wire   [11:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_ce0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_d0;
wire   [11:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_ce0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_d0;
wire   [11:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_ce0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_d0;
wire   [11:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_ce0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_d0;
wire   [13:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_ce0;
wire   [13:0] grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_address0;
wire    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_ce0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_done;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_idle;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_ready;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TREADY;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_ce0;
wire   [31:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TDATA;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID;
wire   [3:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TKEEP;
wire   [3:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TSTRB;
wire   [0:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TLAST;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_done;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_idle;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_d0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataInStream_TREADY;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_done;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_idle;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_ce0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_d0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_d0;
wire   [5:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_we0;
wire   [9:0] grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_d0;
wire    grp_generate_input_index_fu_853_ap_start;
wire    grp_generate_input_index_fu_853_ap_done;
wire    grp_generate_input_index_fu_853_ap_idle;
wire    grp_generate_input_index_fu_853_ap_ready;
reg   [3:0] grp_generate_input_index_fu_853_stage;
reg   [5:0] grp_generate_input_index_fu_853_address;
wire   [5:0] grp_generate_input_index_fu_853_output_indices_address0;
wire    grp_generate_input_index_fu_853_output_indices_ce0;
wire    grp_generate_input_index_fu_853_output_indices_we0;
wire   [5:0] grp_generate_input_index_fu_853_output_indices_d0;
wire   [5:0] grp_generate_input_index_fu_853_output_indices_address1;
wire    grp_generate_input_index_fu_853_output_indices_ce1;
wire    grp_generate_input_index_fu_853_output_indices_we1;
wire   [5:0] grp_generate_input_index_fu_853_output_indices_d1;
wire    grp_generate_output_index_fu_860_ap_start;
wire    grp_generate_output_index_fu_860_ap_done;
wire    grp_generate_output_index_fu_860_ap_idle;
wire    grp_generate_output_index_fu_860_ap_ready;
reg   [3:0] grp_generate_output_index_fu_860_stage;
reg   [5:0] grp_generate_output_index_fu_860_address;
wire   [5:0] grp_generate_output_index_fu_860_output_indices_address0;
wire    grp_generate_output_index_fu_860_output_indices_ce0;
wire    grp_generate_output_index_fu_860_output_indices_we0;
wire   [5:0] grp_generate_output_index_fu_860_output_indices_d0;
wire   [5:0] grp_generate_output_index_fu_860_output_indices_address1;
wire    grp_generate_output_index_fu_860_output_indices_ce1;
wire    grp_generate_output_index_fu_860_output_indices_we1;
wire   [5:0] grp_generate_output_index_fu_860_output_indices_d1;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_ready;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_d0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din5;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din5;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_d0;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_ce0;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_done;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_idle;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_we0;
wire   [9:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_d0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_ce0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_d0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_ready;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_d0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din5;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din5;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_ce0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_d0;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_done;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_idle;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_we0;
wire   [9:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_d0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_ce0;
wire   [12:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_ce0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_d0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_ce0;
wire    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_ready;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_d0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din5;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din5;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_ce0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_d0;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_done;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_idle;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_we0;
wire   [9:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_d0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_ce0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_d0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_ready;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_d0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din5;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din5;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_ce0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_d0;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_done;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_idle;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_ce0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_d0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_d0;
wire   [5:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_we0;
wire   [9:0] grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_ready;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_d0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din5;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din5;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_d0;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_ce0;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_done;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_idle;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_ce0;
wire   [12:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_ce0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_d0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_d0;
wire   [5:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_ce0;
wire    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_we0;
wire   [9:0] grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_ready;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_d0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_ready;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_d0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_d0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din5;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din2;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din4;
wire  signed [2:0] grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din5;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_idle;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_d0;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_ce0;
wire   [3:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_ce0;
wire   [5:0] grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_address0;
wire    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_done;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_idle;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din2;
wire   [1:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din3;
wire  signed [1:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din4;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_done;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_idle;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din2;
wire   [1:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din4;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_done;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_idle;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din2;
wire   [1:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din4;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_done;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_idle;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address1;
wire    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din2;
wire   [1:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din3;
wire  signed [1:0] grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din4;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_done;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_idle;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address1;
wire    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din2;
wire   [1:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din4;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_done;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_idle;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce1;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_d0;
wire   [12:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address1;
wire    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din1;
wire   [31:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din2;
wire   [1:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din3;
wire   [1:0] grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din4;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_done;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_idle;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_ready;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TREADY;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_ce0;
wire   [31:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TDATA;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID;
wire   [3:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TKEEP;
wire   [3:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TSTRB;
wire   [0:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TLAST;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_done;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_idle;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_d0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataInStream_TREADY;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_done;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_idle;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_ready;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TREADY;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_ce0;
wire   [12:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_ce0;
wire   [31:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TDATA;
wire    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID;
wire   [3:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TKEEP;
wire   [3:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TSTRB;
wire   [0:0] grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TLAST;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_done;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_idle;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_ready;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_d0;
wire   [12:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_address0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_ce0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_we0;
wire   [31:0] grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_d0;
wire    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataInStream_TREADY;
reg   [31:0] grp_Configurable_PE_2_fu_4743_input1_val;
reg   [31:0] grp_Configurable_PE_2_fu_4743_input2_val;
reg   [31:0] grp_Configurable_PE_2_fu_4743_twiddle_factor_val2;
reg   [1:0] grp_Configurable_PE_2_fu_4743_MOD_INDEX;
reg   [2:0] grp_Configurable_PE_2_fu_4743_op;
wire   [31:0] grp_Configurable_PE_2_fu_4743_ap_return_0;
wire   [31:0] grp_Configurable_PE_2_fu_4743_ap_return_1;
reg   [31:0] grp_Configurable_PE_2_fu_4751_input1_val;
reg   [31:0] grp_Configurable_PE_2_fu_4751_input2_val;
reg   [31:0] grp_Configurable_PE_2_fu_4751_twiddle_factor_val2;
reg   [1:0] grp_Configurable_PE_2_fu_4751_MOD_INDEX;
reg   [2:0] grp_Configurable_PE_2_fu_4751_op;
wire   [31:0] grp_Configurable_PE_2_fu_4751_ap_return_0;
wire   [31:0] grp_Configurable_PE_2_fu_4751_ap_return_1;
reg   [31:0] grp_Configurable_PE_fu_4759_input1_val;
reg   [31:0] grp_Configurable_PE_fu_4759_input2_val;
reg   [1:0] grp_Configurable_PE_fu_4759_MOD_INDEX;
reg   [1:0] grp_Configurable_PE_fu_4759_op;
wire   [31:0] grp_Configurable_PE_fu_4759_ap_return;
reg   [31:0] grp_Configurable_PE_fu_4766_input1_val;
reg   [31:0] grp_Configurable_PE_fu_4766_input2_val;
reg   [1:0] grp_Configurable_PE_fu_4766_MOD_INDEX;
reg   [1:0] grp_Configurable_PE_fu_4766_op;
wire   [31:0] grp_Configurable_PE_fu_4766_ap_return;
reg   [31:0] grp_Configurable_PE_fu_4773_input1_val;
reg   [31:0] grp_Configurable_PE_fu_4773_input2_val;
reg   [1:0] grp_Configurable_PE_fu_4773_MOD_INDEX;
reg   [1:0] grp_Configurable_PE_fu_4773_op;
wire   [31:0] grp_Configurable_PE_fu_4773_ap_return;
reg    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg;
wire    ap_CS_fsm_state69;
reg    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg;
reg    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg;
reg    grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg;
wire    ap_CS_fsm_state74;
reg    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg;
wire    ap_CS_fsm_state75;
reg    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg;
reg    grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_generate_input_index_fu_853_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state29;
reg    grp_generate_output_index_fu_860_ap_start_reg;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg;
wire    ap_CS_fsm_state19;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
reg    grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg;
wire    ap_CS_fsm_state30;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg;
wire    ap_CS_fsm_state33;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
reg    grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg;
wire    ap_CS_fsm_state41;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg;
wire    ap_CS_fsm_state44;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
reg    grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg;
wire    ap_CS_fsm_state52;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg;
wire    ap_CS_fsm_state55;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
reg    grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg;
wire    ap_CS_fsm_state63;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg;
wire    ap_CS_fsm_state66;
reg    grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
reg    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg;
wire    ap_CS_fsm_state71;
reg    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg;
reg    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg;
reg    grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg;
wire    ap_CS_fsm_state73;
reg    grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg;
reg    grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg;
reg    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg;
wire    ap_CS_fsm_state78;
reg    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg;
reg    grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg;
wire    ap_CS_fsm_state81;
reg    grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg;
wire   [63:0] zext_ln404_fu_2070_p1;
wire   [63:0] zext_ln404_1_fu_2368_p1;
wire   [63:0] zext_ln404_2_fu_2652_p1;
wire   [63:0] zext_ln327_fu_2937_p1;
wire   [63:0] zext_ln327_1_fu_3226_p1;
wire   [63:0] zext_ln327_2_fu_3501_p1;
reg   [6:0] k_1_fu_384;
wire   [6:0] k_4_fu_1989_p2;
reg   [3:0] j_1_fu_388;
wire   [3:0] select_ln363_4_fu_1865_p3;
reg   [9:0] indvar_flatten48_fu_392;
wire   [9:0] add_ln363_1_fu_1807_p2;
reg   [6:0] k_fu_396;
wire   [6:0] add_ln293_fu_2821_p2;
reg   [3:0] j_fu_400;
reg   [9:0] indvar_flatten41_fu_404;
wire   [9:0] add_ln291_1_fu_2683_p2;
reg   [6:0] k_3_fu_408;
wire   [6:0] k_7_fu_2282_p2;
reg   [3:0] j_6_fu_412;
wire   [3:0] select_ln363_8_fu_2158_p3;
reg   [9:0] indvar_flatten145_fu_416;
wire   [9:0] add_ln363_6_fu_2100_p2;
reg   [6:0] k_6_fu_420;
wire   [6:0] k_8_fu_2566_p2;
reg   [3:0] j_12_fu_424;
wire   [3:0] select_ln363_12_fu_2457_p3;
reg   [9:0] indvar_flatten152_fu_428;
wire   [9:0] add_ln363_7_fu_2399_p2;
reg   [6:0] k_2_fu_432;
wire   [6:0] add_ln293_1_fu_3105_p2;
reg   [3:0] j_4_fu_436;
reg   [9:0] indvar_flatten128_fu_440;
wire   [9:0] add_ln291_5_fu_2967_p2;
reg   [6:0] k_5_fu_444;
wire   [6:0] add_ln293_2_fu_3380_p2;
reg   [3:0] j_10_fu_448;
reg   [9:0] indvar_flatten138_fu_452;
wire   [9:0] add_ln291_7_fu_3257_p2;
wire   [39:0] tmp_83_fu_1432_p3;
wire   [37:0] tmp_84_fu_1444_p3;
wire   [40:0] zext_ln267_fu_1440_p1;
wire   [40:0] zext_ln267_4_fu_1452_p1;
wire   [39:0] tmp_85_fu_1463_p3;
wire   [37:0] tmp_86_fu_1475_p3;
wire   [40:0] zext_ln268_fu_1471_p1;
wire   [40:0] zext_ln268_4_fu_1483_p1;
wire   [39:0] tmp_79_fu_1494_p3;
wire   [37:0] tmp_80_fu_1506_p3;
wire   [40:0] zext_ln230_fu_1502_p1;
wire   [40:0] zext_ln230_4_fu_1514_p1;
wire   [39:0] tmp_81_fu_1525_p3;
wire   [37:0] tmp_82_fu_1537_p3;
wire   [40:0] zext_ln231_fu_1533_p1;
wire   [40:0] zext_ln231_4_fu_1545_p1;
wire   [39:0] tmp_75_fu_1556_p3;
wire   [37:0] tmp_76_fu_1568_p3;
wire   [40:0] zext_ln188_fu_1564_p1;
wire   [40:0] zext_ln188_4_fu_1576_p1;
wire   [39:0] tmp_77_fu_1587_p3;
wire   [37:0] tmp_78_fu_1599_p3;
wire   [40:0] zext_ln189_fu_1595_p1;
wire   [40:0] zext_ln189_4_fu_1607_p1;
wire   [39:0] tmp_73_fu_1618_p3;
wire   [37:0] tmp_74_fu_1630_p3;
wire   [40:0] zext_ln99_fu_1626_p1;
wire   [40:0] zext_ln99_3_fu_1638_p1;
wire   [39:0] tmp_s_fu_1649_p3;
wire   [37:0] tmp_72_fu_1661_p3;
wire   [40:0] zext_ln80_fu_1657_p1;
wire   [40:0] zext_ln80_3_fu_1669_p1;
wire   [39:0] tmp_89_fu_1680_p3;
wire   [37:0] tmp_90_fu_1691_p3;
wire   [40:0] zext_ln372_fu_1687_p1;
wire   [40:0] zext_ln372_1_fu_1698_p1;
wire  signed [41:0] sext_ln375_fu_1708_p1;
wire   [39:0] tmp_87_fu_1739_p3;
wire   [37:0] tmp_88_fu_1750_p3;
wire   [40:0] zext_ln300_fu_1746_p1;
wire   [40:0] zext_ln300_1_fu_1757_p1;
wire  signed [41:0] sext_ln302_fu_1767_p1;
wire   [3:0] select_ln363_3_fu_1831_p3;
wire   [3:0] j_7_fu_1819_p2;
wire   [0:0] cmp748_mid1_fu_1845_p2;
wire   [0:0] cmp74852_fu_1851_p2;
wire   [3:0] sub_ln363_fu_1909_p2;
wire  signed [31:0] sext_ln363_fu_1914_p1;
wire   [31:0] shl_ln363_fu_1918_p2;
wire   [11:0] zext_ln363_fu_1928_p1;
wire   [11:0] lshr_ln363_fu_1932_p2;
wire   [3:0] add_ln363_fu_1948_p2;
wire   [5:0] sext_ln363cast_fu_1969_p1;
wire   [31:0] zext_ln366_fu_1961_p1;
wire  signed [31:0] sext_ln363_1_fu_1953_p1;
wire   [31:0] mul820_fu_1979_p2;
wire   [5:0] mul_ln369_fu_2009_p0;
wire   [13:0] shr769_cast47_cast_fu_2003_p1;
wire   [13:0] select_ln395_fu_2014_p3;
wire   [1:0] trunc_ln395_1_fu_2020_p1;
wire   [13:0] add_ln395_3_fu_2024_p2;
wire   [13:0] zext_ln363_1_fu_2000_p1;
wire   [1:0] add_ln395_4_fu_2030_p2;
wire   [13:0] add_ln395_fu_2036_p2;
wire   [9:0] trunc_ln372_fu_2057_p1;
wire   [9:0] zext_ln372_2_fu_2060_p1;
wire   [3:0] select_ln363_6_fu_2124_p3;
wire   [3:0] j_13_fu_2112_p2;
wire   [0:0] cmp748_1_mid1_fu_2138_p2;
wire   [0:0] cmp748_193_fu_2144_p2;
wire   [3:0] sub_ln363_1_fu_2202_p2;
wire  signed [31:0] sext_ln363_2_fu_2207_p1;
wire   [31:0] shl_ln363_2_fu_2211_p2;
wire   [11:0] zext_ln363_2_fu_2221_p1;
wire   [11:0] lshr_ln363_1_fu_2225_p2;
wire   [3:0] add_ln363_2_fu_2241_p2;
wire   [5:0] sext_ln363_2cast_fu_2262_p1;
wire   [31:0] zext_ln366_1_fu_2254_p1;
wire  signed [31:0] sext_ln363_3_fu_2246_p1;
wire   [31:0] mul820_1_fu_2272_p2;
wire   [5:0] mul_ln369_1_fu_2302_p0;
wire   [13:0] shr769_1_cast53_cast_fu_2296_p1;
wire   [13:0] select_ln395_1_fu_2307_p3;
wire   [1:0] trunc_ln395_3_fu_2313_p1;
wire   [13:0] add_ln395_5_fu_2317_p2;
wire   [13:0] zext_ln363_3_fu_2293_p1;
wire   [1:0] add_ln395_6_fu_2323_p2;
wire   [13:0] add_ln395_1_fu_2329_p2;
wire   [9:0] trunc_ln372_1_fu_2350_p1;
wire   [9:0] zext_ln372_3_fu_2353_p1;
wire   [11:0] add_ln404_3_fu_2363_p2;
wire   [3:0] select_ln363_10_fu_2423_p3;
wire   [3:0] j_17_fu_2411_p2;
wire   [0:0] cmp748_2_mid1_fu_2437_p2;
wire   [0:0] cmp748_2100_fu_2443_p2;
wire   [3:0] sub_ln363_2_fu_2486_p2;
wire  signed [31:0] sext_ln363_4_fu_2491_p1;
wire   [31:0] shl_ln363_4_fu_2495_p2;
wire   [11:0] zext_ln363_4_fu_2505_p1;
wire   [11:0] lshr_ln363_2_fu_2509_p2;
wire   [3:0] add_ln363_4_fu_2525_p2;
wire   [5:0] sext_ln363_4cast_fu_2546_p1;
wire   [31:0] zext_ln366_2_fu_2538_p1;
wire  signed [31:0] sext_ln363_5_fu_2530_p1;
wire   [31:0] mul820_2_fu_2556_p2;
wire   [5:0] mul_ln369_2_fu_2586_p0;
wire   [13:0] shr769_2_cast58_cast_fu_2580_p1;
wire   [13:0] select_ln395_2_fu_2591_p3;
wire   [1:0] trunc_ln395_5_fu_2597_p1;
wire   [13:0] add_ln395_7_fu_2601_p2;
wire   [13:0] zext_ln363_5_fu_2577_p1;
wire   [1:0] add_ln395_8_fu_2607_p2;
wire   [13:0] add_ln395_2_fu_2613_p2;
wire   [9:0] trunc_ln372_2_fu_2634_p1;
wire   [9:0] zext_ln372_4_fu_2637_p1;
wire   [11:0] xor_ln404_fu_2647_p2;
wire   [0:0] cmp540_mid1_fu_2733_p2;
wire   [0:0] cmp54046_fu_2738_p2;
wire   [3:0] select_ln291_2_fu_2750_p3;
wire   [3:0] sub_ln291_fu_2757_p2;
wire  signed [31:0] sext_ln291_fu_2762_p1;
wire   [31:0] shl_ln291_fu_2766_p2;
wire   [3:0] select_ln291_4_fu_2781_p3;
wire   [12:0] zext_ln291_2_fu_2793_p1;
wire   [12:0] lshr_ln291_fu_2797_p2;
wire   [5:0] sext_ln291cast_fu_2811_p1;
wire   [5:0] mul_ln296_fu_2840_p0;
wire   [11:0] zext_ln291_fu_2845_p1;
wire   [9:0] trunc_ln302_fu_2861_p1;
wire   [9:0] zext_ln302_fu_2864_p1;
wire   [31:0] k_6_cast_cast_fu_2874_p1;
wire  signed [31:0] sext_ln291_1_fu_2854_p1;
wire   [31:0] shl616_fu_2880_p2;
wire   [13:0] shr546_cast42_cast_fu_2877_p1;
wire   [13:0] trunc_ln319_fu_2886_p1;
wire   [1:0] trunc_ln319_1_fu_2897_p1;
wire   [1:0] add_ln319_4_fu_2901_p2;
wire   [1:0] trunc_ln291_2_fu_2857_p1;
wire   [13:0] add_ln319_3_fu_2916_p2;
wire   [13:0] zext_ln291_1_fu_2913_p1;
wire   [13:0] add_ln319_fu_2921_p2;
wire   [0:0] cmp540_1_mid1_fu_3017_p2;
wire   [0:0] cmp540_181_fu_3022_p2;
wire   [3:0] select_ln291_7_fu_3034_p3;
wire   [3:0] sub_ln291_1_fu_3041_p2;
wire  signed [31:0] sext_ln291_2_fu_3046_p1;
wire   [31:0] shl_ln291_2_fu_3050_p2;
wire   [3:0] select_ln291_9_fu_3065_p3;
wire   [12:0] zext_ln291_5_fu_3077_p1;
wire   [12:0] lshr_ln291_1_fu_3081_p2;
wire   [5:0] sext_ln291_2cast_fu_3095_p1;
wire   [5:0] mul_ln296_1_fu_3124_p0;
wire   [11:0] zext_ln291_3_fu_3129_p1;
wire   [9:0] trunc_ln302_1_fu_3145_p1;
wire   [9:0] zext_ln302_1_fu_3148_p1;
wire   [31:0] k_13_cast_cast_fu_3158_p1;
wire  signed [31:0] sext_ln291_3_fu_3138_p1;
wire   [31:0] shl616_1_fu_3164_p2;
wire   [13:0] shr546_1_cast50_cast_fu_3161_p1;
wire   [13:0] trunc_ln319_2_fu_3170_p1;
wire   [1:0] trunc_ln319_3_fu_3181_p1;
wire   [1:0] add_ln319_6_fu_3185_p2;
wire   [1:0] trunc_ln291_5_fu_3141_p1;
wire   [13:0] add_ln319_5_fu_3200_p2;
wire   [13:0] zext_ln291_4_fu_3197_p1;
wire   [13:0] add_ln319_1_fu_3205_p2;
wire   [11:0] add_ln327_3_fu_3221_p2;
wire   [0:0] cmp540_2_mid1_fu_3292_p2;
wire   [0:0] cmp540_287_fu_3297_p2;
wire   [3:0] select_ln291_12_fu_3309_p3;
wire   [3:0] sub_ln291_2_fu_3316_p2;
wire  signed [31:0] sext_ln291_4_fu_3321_p1;
wire   [31:0] shl_ln291_4_fu_3325_p2;
wire   [3:0] select_ln291_14_fu_3340_p3;
wire   [12:0] zext_ln291_8_fu_3352_p1;
wire   [12:0] lshr_ln291_2_fu_3356_p2;
wire   [5:0] sext_ln291_4cast_fu_3370_p1;
wire   [5:0] mul_ln296_2_fu_3399_p0;
wire   [11:0] zext_ln291_6_fu_3404_p1;
wire   [9:0] trunc_ln302_2_fu_3420_p1;
wire   [9:0] zext_ln302_2_fu_3423_p1;
wire   [31:0] k_20_cast_cast_fu_3433_p1;
wire  signed [31:0] sext_ln291_5_fu_3413_p1;
wire   [31:0] shl616_2_fu_3439_p2;
wire   [13:0] shr546_2_cast55_cast_fu_3436_p1;
wire   [13:0] trunc_ln319_4_fu_3445_p1;
wire   [1:0] trunc_ln319_5_fu_3456_p1;
wire   [1:0] add_ln319_8_fu_3460_p2;
wire   [1:0] trunc_ln291_8_fu_3416_p1;
wire   [13:0] add_ln319_7_fu_3475_p2;
wire   [13:0] zext_ln291_7_fu_3472_p1;
wire   [13:0] add_ln319_2_fu_3480_p2;
wire   [11:0] xor_ln327_fu_3496_p2;
wire    ap_CS_fsm_state82;
wire    regslice_both_DataOutStream_V_data_V_U_apdone_blk;
reg   [81:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_block_state7_on_subcall_done;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_block_state18_on_subcall_done;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_block_state29_on_subcall_done;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_block_state40_on_subcall_done;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
reg    ap_block_state51_on_subcall_done;
reg    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
reg    ap_block_state62_on_subcall_done;
reg    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
reg    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
reg    ap_ST_fsm_state68_blk;
reg    ap_block_state69_on_subcall_done;
reg    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
reg    ap_block_state71_on_subcall_done;
reg    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_block_state73_on_subcall_done;
reg    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
reg    ap_block_state75_on_subcall_done;
reg    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
reg    ap_block_state78_on_subcall_done;
reg    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
reg    ap_block_state81_on_subcall_done;
reg    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
wire    regslice_both_DataInStream_V_data_V_U_apdone_blk;
wire   [31:0] DataInStream_TDATA_int_regslice;
wire    DataInStream_TVALID_int_regslice;
reg    DataInStream_TREADY_int_regslice;
wire    regslice_both_DataInStream_V_data_V_U_ack_in;
wire    regslice_both_DataInStream_V_keep_V_U_apdone_blk;
wire   [3:0] DataInStream_TKEEP_int_regslice;
wire    regslice_both_DataInStream_V_keep_V_U_vld_out;
wire    regslice_both_DataInStream_V_keep_V_U_ack_in;
wire    regslice_both_DataInStream_V_strb_V_U_apdone_blk;
wire   [3:0] DataInStream_TSTRB_int_regslice;
wire    regslice_both_DataInStream_V_strb_V_U_vld_out;
wire    regslice_both_DataInStream_V_strb_V_U_ack_in;
wire    regslice_both_DataInStream_V_last_V_U_apdone_blk;
wire   [0:0] DataInStream_TLAST_int_regslice;
wire    regslice_both_DataInStream_V_last_V_U_vld_out;
wire    regslice_both_DataInStream_V_last_V_U_ack_in;
reg   [31:0] DataOutStream_TDATA_int_regslice;
reg    DataOutStream_TVALID_int_regslice;
wire    DataOutStream_TREADY_int_regslice;
wire    regslice_both_DataOutStream_V_data_V_U_vld_out;
wire    regslice_both_DataOutStream_V_keep_V_U_apdone_blk;
reg   [3:0] DataOutStream_TKEEP_int_regslice;
wire    regslice_both_DataOutStream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_DataOutStream_V_keep_V_U_vld_out;
wire    regslice_both_DataOutStream_V_strb_V_U_apdone_blk;
reg   [3:0] DataOutStream_TSTRB_int_regslice;
wire    regslice_both_DataOutStream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_DataOutStream_V_strb_V_U_vld_out;
wire    regslice_both_DataOutStream_V_last_V_U_apdone_blk;
reg   [0:0] DataOutStream_TLAST_int_regslice;
wire    regslice_both_DataOutStream_V_last_V_U_ack_in_dummy;
wire    regslice_both_DataOutStream_V_last_V_U_vld_out;
wire   [9:0] mul_ln296_1_fu_3124_p00;
wire   [9:0] mul_ln296_2_fu_3399_p00;
wire   [9:0] mul_ln296_fu_2840_p00;
wire   [9:0] mul_ln369_1_fu_2302_p00;
wire   [9:0] mul_ln369_2_fu_2586_p00;
wire   [9:0] mul_ln369_fu_2009_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 82'd1;
#0 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg = 1'b0;
#0 grp_generate_input_index_fu_853_ap_start_reg = 1'b0;
#0 grp_generate_output_index_fu_860_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg = 1'b0;
#0 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg = 1'b0;
end

Crypto1_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
DataRAM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_address0),
    .ce0(DataRAM_ce0),
    .we0(DataRAM_we0),
    .d0(DataRAM_d0),
    .q0(DataRAM_q0),
    .address1(DataRAM_address1),
    .ce1(DataRAM_ce1),
    .q1(DataRAM_q1)
);

Crypto1_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
DataRAM_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_1_address0),
    .ce0(DataRAM_1_ce0),
    .we0(DataRAM_1_we0),
    .d0(DataRAM_1_d0),
    .q0(DataRAM_1_q0),
    .address1(DataRAM_1_address1),
    .ce1(DataRAM_1_ce1),
    .q1(DataRAM_1_q1)
);

Crypto1_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
DataRAM_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_2_address0),
    .ce0(DataRAM_2_ce0),
    .we0(DataRAM_2_we0),
    .d0(DataRAM_2_d0),
    .q0(DataRAM_2_q0),
    .address1(DataRAM_2_address1),
    .ce1(DataRAM_2_ce1),
    .q1(DataRAM_2_q1)
);

Crypto1_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
DataRAM_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_3_address0),
    .ce0(DataRAM_3_ce0),
    .we0(DataRAM_3_we0),
    .d0(DataRAM_3_d0),
    .q0(DataRAM_3_q0),
    .address1(DataRAM_3_address1),
    .ce1(DataRAM_3_ce1),
    .q1(DataRAM_3_q1)
);

Crypto1_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
DataRAM_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_4_address0),
    .ce0(DataRAM_4_ce0),
    .we0(DataRAM_4_we0),
    .d0(DataRAM_4_d0),
    .q0(DataRAM_4_q0),
    .address1(DataRAM_4_address1),
    .ce1(DataRAM_4_ce1),
    .q1(DataRAM_4_q1)
);

Crypto1_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
DataRAM_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_5_address0),
    .ce0(DataRAM_5_ce0),
    .we0(DataRAM_5_we0),
    .d0(DataRAM_5_d0),
    .q0(DataRAM_5_q0),
    .address1(DataRAM_5_address1),
    .ce1(DataRAM_5_ce1),
    .q1(DataRAM_5_q1)
);

Crypto1_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
DataRAM_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_6_address0),
    .ce0(DataRAM_6_ce0),
    .we0(DataRAM_6_we0),
    .d0(DataRAM_6_d0),
    .q0(DataRAM_6_q0),
    .address1(DataRAM_6_address1),
    .ce1(DataRAM_6_ce1),
    .q1(DataRAM_6_q1)
);

Crypto1_DataRAM_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
DataRAM_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(DataRAM_7_address0),
    .ce0(DataRAM_7_ce0),
    .we0(DataRAM_7_we0),
    .d0(DataRAM_7_d0),
    .q0(DataRAM_7_q0),
    .address1(DataRAM_7_address1),
    .ce1(DataRAM_7_ce1),
    .q1(DataRAM_7_q1)
);

Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
NTTTWiddleRAM_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTTWiddleRAM_0_address0),
    .ce0(NTTTWiddleRAM_0_ce0),
    .we0(NTTTWiddleRAM_0_we0),
    .d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_d0),
    .q0(NTTTWiddleRAM_0_q0)
);

Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
NTTTWiddleRAM_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTTWiddleRAM_0_1_address0),
    .ce0(NTTTWiddleRAM_0_1_ce0),
    .we0(NTTTWiddleRAM_0_1_we0),
    .d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_d0),
    .q0(NTTTWiddleRAM_0_1_q0)
);

Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
NTTTWiddleRAM_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTTWiddleRAM_0_2_address0),
    .ce0(NTTTWiddleRAM_0_2_ce0),
    .we0(NTTTWiddleRAM_0_2_we0),
    .d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_d0),
    .q0(NTTTWiddleRAM_0_2_q0)
);

Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
NTTTWiddleRAM_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTTWiddleRAM_0_3_address0),
    .ce0(NTTTWiddleRAM_0_3_ce0),
    .we0(NTTTWiddleRAM_0_3_we0),
    .d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_d0),
    .q0(NTTTWiddleRAM_0_3_q0)
);

Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
INTTTWiddleRAM_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(INTTTWiddleRAM_0_address0),
    .ce0(INTTTWiddleRAM_0_ce0),
    .we0(INTTTWiddleRAM_0_we0),
    .d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_d0),
    .q0(INTTTWiddleRAM_0_q0)
);

Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
INTTTWiddleRAM_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(INTTTWiddleRAM_0_1_address0),
    .ce0(INTTTWiddleRAM_0_1_ce0),
    .we0(INTTTWiddleRAM_0_1_we0),
    .d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_d0),
    .q0(INTTTWiddleRAM_0_1_q0)
);

Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
INTTTWiddleRAM_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(INTTTWiddleRAM_0_2_address0),
    .ce0(INTTTWiddleRAM_0_2_ce0),
    .we0(INTTTWiddleRAM_0_2_we0),
    .d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_d0),
    .q0(INTTTWiddleRAM_0_2_q0)
);

Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
INTTTWiddleRAM_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(INTTTWiddleRAM_0_3_address0),
    .ce0(INTTTWiddleRAM_0_3_ce0),
    .we0(INTTTWiddleRAM_0_3_we0),
    .d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_d0),
    .q0(INTTTWiddleRAM_0_3_q0)
);

Crypto1_ReadAddr_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
ReadAddr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ReadAddr_address0),
    .ce0(ReadAddr_ce0),
    .we0(ReadAddr_we0),
    .d0(ReadAddr_d0),
    .q0(ReadAddr_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
ReadData_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ReadData_address0),
    .ce0(ReadData_ce0),
    .we0(ReadData_we0),
    .d0(ReadData_d0),
    .q0(ReadData_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
ReadData_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ReadData_1_address0),
    .ce0(ReadData_1_ce0),
    .we0(ReadData_1_we0),
    .d0(ReadData_1_d0),
    .q0(ReadData_1_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
ReadData_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ReadData_2_address0),
    .ce0(ReadData_2_ce0),
    .we0(ReadData_2_we0),
    .d0(ReadData_2_d0),
    .q0(ReadData_2_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
ReadData_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ReadData_3_address0),
    .ce0(ReadData_3_ce0),
    .we0(ReadData_3_we0),
    .d0(ReadData_3_d0),
    .q0(ReadData_3_q0)
);

Crypto1_InputIndex_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
InputIndex_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(InputIndex_address0),
    .ce0(InputIndex_ce0),
    .we0(InputIndex_we0),
    .d0(grp_generate_input_index_fu_853_output_indices_d0),
    .q0(InputIndex_q0),
    .address1(grp_generate_input_index_fu_853_output_indices_address1),
    .ce1(InputIndex_ce1),
    .we1(InputIndex_we1),
    .d1(grp_generate_input_index_fu_853_output_indices_d1)
);

Crypto1_InputIndex_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
OutputIndex_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(OutputIndex_address0),
    .ce0(OutputIndex_ce0),
    .we0(OutputIndex_we0),
    .d0(grp_generate_output_index_fu_860_output_indices_d0),
    .q0(OutputIndex_q0),
    .address1(grp_generate_output_index_fu_860_output_indices_address1),
    .ce1(OutputIndex_ce1),
    .we1(OutputIndex_we1),
    .d1(grp_generate_output_index_fu_860_output_indices_d1)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
PermuteData_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(PermuteData_address0),
    .ce0(PermuteData_ce0),
    .we0(PermuteData_we0),
    .d0(PermuteData_d0),
    .q0(PermuteData_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
PermuteData_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(PermuteData_1_address0),
    .ce0(PermuteData_1_ce0),
    .we0(PermuteData_1_we0),
    .d0(PermuteData_1_d0),
    .q0(PermuteData_1_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
PermuteData_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(PermuteData_2_address0),
    .ce0(PermuteData_2_ce0),
    .we0(PermuteData_2_we0),
    .d0(PermuteData_2_d0),
    .q0(PermuteData_2_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
PermuteData_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(PermuteData_3_address0),
    .ce0(PermuteData_3_ce0),
    .we0(PermuteData_3_we0),
    .d0(PermuteData_3_d0),
    .q0(PermuteData_3_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
NTTData_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTData_address0),
    .ce0(NTTData_ce0),
    .we0(NTTData_we0),
    .d0(NTTData_d0),
    .q0(NTTData_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
NTTData_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTData_1_address0),
    .ce0(NTTData_1_ce0),
    .we0(NTTData_1_we0),
    .d0(NTTData_1_d0),
    .q0(NTTData_1_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
NTTData_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTData_2_address0),
    .ce0(NTTData_2_ce0),
    .we0(NTTData_2_we0),
    .d0(NTTData_2_d0),
    .q0(NTTData_2_q0)
);

Crypto1_ReadData_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
NTTData_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(NTTData_3_address0),
    .ce0(NTTData_3_ce0),
    .we0(NTTData_3_we0),
    .d0(NTTData_3_d0),
    .q0(NTTData_3_q0)
);

Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start),
    .ap_done(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_ready),
    .sub_ln267(sub_ln267_reg_3663),
    .sub_ln268(sub_ln268_reg_3669),
    .DataRAM_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .grp_Configurable_PE_fu_4759_p_din1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din1),
    .grp_Configurable_PE_fu_4759_p_din2(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din2),
    .grp_Configurable_PE_fu_4759_p_din3(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din3),
    .grp_Configurable_PE_fu_4759_p_din4(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din4),
    .grp_Configurable_PE_fu_4759_p_dout0(grp_Configurable_PE_fu_4759_ap_return)
);

Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start),
    .ap_done(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_ready),
    .sub_ln230(sub_ln230_reg_3675),
    .sub_ln231(sub_ln231_reg_3681),
    .DataRAM_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .grp_Configurable_PE_fu_4766_p_din1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din1),
    .grp_Configurable_PE_fu_4766_p_din2(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din2),
    .grp_Configurable_PE_fu_4766_p_din3(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din3),
    .grp_Configurable_PE_fu_4766_p_din4(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din4),
    .grp_Configurable_PE_fu_4766_p_dout0(grp_Configurable_PE_fu_4766_ap_return)
);

Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start),
    .ap_done(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_ready),
    .sub_ln188(sub_ln188_reg_3687),
    .sub_ln189(sub_ln189_reg_3693),
    .DataRAM_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .grp_Configurable_PE_fu_4773_p_din1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din1),
    .grp_Configurable_PE_fu_4773_p_din2(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din2),
    .grp_Configurable_PE_fu_4773_p_din3(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din3),
    .grp_Configurable_PE_fu_4773_p_din4(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din4),
    .grp_Configurable_PE_fu_4773_p_dout0(grp_Configurable_PE_fu_4773_ap_return)
);

Crypto1_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start),
    .ap_done(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_ready),
    .NTTTWiddleRAM_0_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_address0),
    .NTTTWiddleRAM_0_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_ce0),
    .NTTTWiddleRAM_0_we0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_we0),
    .NTTTWiddleRAM_0_d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_d0),
    .NTTTWiddleRAM_0_1_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_address0),
    .NTTTWiddleRAM_0_1_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_ce0),
    .NTTTWiddleRAM_0_1_we0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_we0),
    .NTTTWiddleRAM_0_1_d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_d0),
    .NTTTWiddleRAM_0_2_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_address0),
    .NTTTWiddleRAM_0_2_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_ce0),
    .NTTTWiddleRAM_0_2_we0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_we0),
    .NTTTWiddleRAM_0_2_d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_d0),
    .NTTTWiddleRAM_0_3_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_address0),
    .NTTTWiddleRAM_0_3_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_ce0),
    .NTTTWiddleRAM_0_3_we0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_we0),
    .NTTTWiddleRAM_0_3_d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_d0),
    .INTTTWiddleRAM_0_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_address0),
    .INTTTWiddleRAM_0_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_ce0),
    .INTTTWiddleRAM_0_we0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_we0),
    .INTTTWiddleRAM_0_d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_d0),
    .INTTTWiddleRAM_0_1_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_address0),
    .INTTTWiddleRAM_0_1_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_ce0),
    .INTTTWiddleRAM_0_1_we0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_we0),
    .INTTTWiddleRAM_0_1_d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_d0),
    .INTTTWiddleRAM_0_2_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_address0),
    .INTTTWiddleRAM_0_2_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_ce0),
    .INTTTWiddleRAM_0_2_we0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_we0),
    .INTTTWiddleRAM_0_2_d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_d0),
    .INTTTWiddleRAM_0_3_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_address0),
    .INTTTWiddleRAM_0_3_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_ce0),
    .INTTTWiddleRAM_0_3_we0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_we0),
    .INTTTWiddleRAM_0_3_d0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_d0),
    .NTTTwiddleIn_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_address0),
    .NTTTwiddleIn_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_ce0),
    .NTTTwiddleIn_q0(NTTTwiddleIn_q0),
    .INTTTwiddleIn_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_address0),
    .INTTTwiddleIn_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_ce0),
    .INTTTwiddleIn_q0(INTTTwiddleIn_q0)
);

Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start),
    .ap_done(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_ready),
    .DataOutStream_TREADY(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TREADY),
    .sub_ln99(sub_ln99_reg_3699),
    .DataRAM_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataOutStream_TDATA(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TDATA),
    .DataOutStream_TVALID(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID),
    .DataOutStream_TKEEP(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TKEEP),
    .DataOutStream_TSTRB(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TSTRB),
    .DataOutStream_TLAST(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TLAST)
);

Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start),
    .ap_done(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_ready),
    .DataInStream_TVALID(DataInStream_TVALID_int_regslice),
    .sub_ln80(sub_ln80_reg_3705),
    .DataRAM_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_d0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_d0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_d0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_d0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_d0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_d0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_d0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_d0),
    .DataInStream_TDATA(DataInStream_TDATA_int_regslice),
    .DataInStream_TREADY(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataInStream_TREADY),
    .DataInStream_TKEEP(DataInStream_TKEEP_int_regslice),
    .DataInStream_TSTRB(DataInStream_TSTRB_int_regslice),
    .DataInStream_TLAST(DataInStream_TLAST_int_regslice)
);

Crypto1_Crypto1_Pipeline_INTT_COL_LOOP grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start),
    .ap_done(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_ready),
    .tmp_264(add_ln366_reg_3905),
    .DataRAM_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .ReadData_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_ce0),
    .ReadData_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_we0),
    .ReadData_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_d0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_ce0),
    .ReadData_1_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_we0),
    .ReadData_1_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_d0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_ce0),
    .ReadData_2_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_we0),
    .ReadData_2_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_d0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_ce0),
    .ReadData_3_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_we0),
    .ReadData_3_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_d0),
    .select_ln363_2(select_ln363_2_reg_3813),
    .trunc_ln17(trunc_ln366_reg_3872),
    .shl765_cast_mid2(trunc_ln363_reg_3852),
    .mul_ln369(mul_ln369_reg_3890),
    .ReadAddr_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_ce0),
    .ReadAddr_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_we0),
    .ReadAddr_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_d0),
    .sub_ln372(sub_ln372_reg_3732)
);

Crypto1_generate_input_index grp_generate_input_index_fu_853(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generate_input_index_fu_853_ap_start),
    .ap_done(grp_generate_input_index_fu_853_ap_done),
    .ap_idle(grp_generate_input_index_fu_853_ap_idle),
    .ap_ready(grp_generate_input_index_fu_853_ap_ready),
    .stage(grp_generate_input_index_fu_853_stage),
    .address(grp_generate_input_index_fu_853_address),
    .output_indices_address0(grp_generate_input_index_fu_853_output_indices_address0),
    .output_indices_ce0(grp_generate_input_index_fu_853_output_indices_ce0),
    .output_indices_we0(grp_generate_input_index_fu_853_output_indices_we0),
    .output_indices_d0(grp_generate_input_index_fu_853_output_indices_d0),
    .output_indices_address1(grp_generate_input_index_fu_853_output_indices_address1),
    .output_indices_ce1(grp_generate_input_index_fu_853_output_indices_ce1),
    .output_indices_we1(grp_generate_input_index_fu_853_output_indices_we1),
    .output_indices_d1(grp_generate_input_index_fu_853_output_indices_d1)
);

Crypto1_generate_output_index grp_generate_output_index_fu_860(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generate_output_index_fu_860_ap_start),
    .ap_done(grp_generate_output_index_fu_860_ap_done),
    .ap_idle(grp_generate_output_index_fu_860_ap_idle),
    .ap_ready(grp_generate_output_index_fu_860_ap_ready),
    .stage(grp_generate_output_index_fu_860_stage),
    .address(grp_generate_output_index_fu_860_address),
    .output_indices_address0(grp_generate_output_index_fu_860_output_indices_address0),
    .output_indices_ce0(grp_generate_output_index_fu_860_output_indices_ce0),
    .output_indices_we0(grp_generate_output_index_fu_860_output_indices_we0),
    .output_indices_d0(grp_generate_output_index_fu_860_output_indices_d0),
    .output_indices_address1(grp_generate_output_index_fu_860_output_indices_address1),
    .output_indices_ce1(grp_generate_output_index_fu_860_output_indices_ce1),
    .output_indices_we1(grp_generate_output_index_fu_860_output_indices_we1),
    .output_indices_d1(grp_generate_output_index_fu_860_output_indices_d1)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_7 grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_ready),
    .InputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_address0),
    .InputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_ce0),
    .InputIndex_q0(InputIndex_q0),
    .ReadData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_ce0),
    .ReadData_q0(ReadData_q0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_ce0),
    .ReadData_1_q0(ReadData_1_q0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_ce0),
    .ReadData_2_q0(ReadData_2_q0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_ce0),
    .ReadData_3_q0(ReadData_3_q0),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_ce0),
    .PermuteData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_we0),
    .PermuteData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_d0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_ce0),
    .PermuteData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_we0),
    .PermuteData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_d0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_ce0),
    .PermuteData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_we0),
    .PermuteData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_d0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_ce0),
    .PermuteData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_we0),
    .PermuteData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_d0)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_11 grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_ready),
    .TwiddleFactor_1(TwiddleFactor_1_reg_3931),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_ce0),
    .PermuteData_q0(PermuteData_q0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_ce0),
    .PermuteData_2_q0(PermuteData_2_q0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_ce0),
    .PermuteData_1_q0(PermuteData_1_q0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_ce0),
    .PermuteData_3_q0(PermuteData_3_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_ce0),
    .NTTData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_we0),
    .NTTData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_d0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_ce0),
    .NTTData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_we0),
    .NTTData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_d0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_ce0),
    .NTTData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_we0),
    .NTTData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_d0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_ce0),
    .NTTData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_we0),
    .NTTData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_d0),
    .grp_Configurable_PE_2_fu_4743_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din1),
    .grp_Configurable_PE_2_fu_4743_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din2),
    .grp_Configurable_PE_2_fu_4743_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din3),
    .grp_Configurable_PE_2_fu_4743_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din4),
    .grp_Configurable_PE_2_fu_4743_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din5),
    .grp_Configurable_PE_2_fu_4743_p_dout0_0(grp_Configurable_PE_2_fu_4743_ap_return_0),
    .grp_Configurable_PE_2_fu_4743_p_dout0_1(grp_Configurable_PE_2_fu_4743_ap_return_1),
    .grp_Configurable_PE_2_fu_4751_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din1),
    .grp_Configurable_PE_2_fu_4751_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din2),
    .grp_Configurable_PE_2_fu_4751_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din3),
    .grp_Configurable_PE_2_fu_4751_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din4),
    .grp_Configurable_PE_2_fu_4751_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din5),
    .grp_Configurable_PE_2_fu_4751_p_dout0_0(grp_Configurable_PE_2_fu_4751_ap_return_0),
    .grp_Configurable_PE_2_fu_4751_p_dout0_1(grp_Configurable_PE_2_fu_4751_ap_return_1)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_12 grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_ready),
    .tmp_264(add_ln366_reg_3905),
    .DataRAM_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_d0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_d0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_d0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_d0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_d0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_d0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_d0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_d0),
    .OutputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_address0),
    .OutputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_ce0),
    .OutputIndex_q0(OutputIndex_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_ce0),
    .NTTData_q0(NTTData_q0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_ce0),
    .NTTData_1_q0(NTTData_1_q0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_ce0),
    .NTTData_2_q0(NTTData_2_q0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_ce0),
    .NTTData_3_q0(NTTData_3_q0),
    .select_ln363_2(select_ln363_2_reg_3813),
    .ReadAddr_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_ce0),
    .ReadAddr_q0(ReadAddr_q0),
    .sub_ln372(sub_ln372_reg_3732)
);

Crypto1_Crypto1_Pipeline_INTT_COL_LOOP19 grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start),
    .ap_done(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_ready),
    .trunc_ln366_1(trunc_ln366_1_reg_4013),
    .shl765_1_cast_mid2(trunc_ln363_3_reg_3993),
    .mul_ln369_1(mul_ln369_1_reg_4031),
    .ReadAddr_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_ce0),
    .ReadAddr_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_we0),
    .ReadAddr_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_d0),
    .add_ln375(add_ln375_reg_3739),
    .DataRAM_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .tmp_283(add_ln366_2_reg_4046),
    .ReadData_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_ce0),
    .ReadData_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_we0),
    .ReadData_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_d0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_ce0),
    .ReadData_1_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_we0),
    .ReadData_1_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_d0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_ce0),
    .ReadData_2_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_we0),
    .ReadData_2_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_d0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_ce0),
    .ReadData_3_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_we0),
    .ReadData_3_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_d0),
    .select_ln363_8(select_ln363_7_reg_3954)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_720 grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_ready),
    .InputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_address0),
    .InputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_ce0),
    .InputIndex_q0(InputIndex_q0),
    .ReadData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_ce0),
    .ReadData_q0(ReadData_q0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_ce0),
    .ReadData_1_q0(ReadData_1_q0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_ce0),
    .ReadData_2_q0(ReadData_2_q0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_ce0),
    .ReadData_3_q0(ReadData_3_q0),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_ce0),
    .PermuteData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_we0),
    .PermuteData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_d0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_ce0),
    .PermuteData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_we0),
    .PermuteData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_d0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_ce0),
    .PermuteData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_we0),
    .PermuteData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_d0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_ce0),
    .PermuteData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_we0),
    .PermuteData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_d0)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1121 grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_ready),
    .TwiddleFactor_3(TwiddleFactor_3_reg_4072),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_ce0),
    .PermuteData_q0(PermuteData_q0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_ce0),
    .PermuteData_2_q0(PermuteData_2_q0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_ce0),
    .PermuteData_1_q0(PermuteData_1_q0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_ce0),
    .PermuteData_3_q0(PermuteData_3_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_ce0),
    .NTTData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_we0),
    .NTTData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_d0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_ce0),
    .NTTData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_we0),
    .NTTData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_d0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_ce0),
    .NTTData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_we0),
    .NTTData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_d0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_ce0),
    .NTTData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_we0),
    .NTTData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_d0),
    .grp_Configurable_PE_2_fu_4743_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din1),
    .grp_Configurable_PE_2_fu_4743_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din2),
    .grp_Configurable_PE_2_fu_4743_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din3),
    .grp_Configurable_PE_2_fu_4743_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din4),
    .grp_Configurable_PE_2_fu_4743_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din5),
    .grp_Configurable_PE_2_fu_4743_p_dout0_0(grp_Configurable_PE_2_fu_4743_ap_return_0),
    .grp_Configurable_PE_2_fu_4743_p_dout0_1(grp_Configurable_PE_2_fu_4743_ap_return_1),
    .grp_Configurable_PE_2_fu_4751_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din1),
    .grp_Configurable_PE_2_fu_4751_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din2),
    .grp_Configurable_PE_2_fu_4751_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din3),
    .grp_Configurable_PE_2_fu_4751_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din4),
    .grp_Configurable_PE_2_fu_4751_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din5),
    .grp_Configurable_PE_2_fu_4751_p_dout0_0(grp_Configurable_PE_2_fu_4751_ap_return_0),
    .grp_Configurable_PE_2_fu_4751_p_dout0_1(grp_Configurable_PE_2_fu_4751_ap_return_1)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1222 grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_ready),
    .ReadAddr_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_ce0),
    .ReadAddr_q0(ReadAddr_q0),
    .add_ln375(add_ln375_reg_3739),
    .DataRAM_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_d0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_d0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_d0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_d0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_d0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_d0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_d0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_d0),
    .tmp_283(add_ln366_2_reg_4046),
    .OutputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_address0),
    .OutputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_ce0),
    .OutputIndex_q0(OutputIndex_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_ce0),
    .NTTData_q0(NTTData_q0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_ce0),
    .NTTData_1_q0(NTTData_1_q0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_ce0),
    .NTTData_2_q0(NTTData_2_q0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_ce0),
    .NTTData_3_q0(NTTData_3_q0),
    .select_ln363_8(select_ln363_7_reg_3954)
);

Crypto1_Crypto1_Pipeline_INTT_COL_LOOP23 grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start),
    .ap_done(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_ready),
    .trunc_ln366_2(trunc_ln366_2_reg_4133),
    .shl765_2_cast_mid2(trunc_ln363_6_reg_4113),
    .mul_ln369_2(mul_ln369_2_reg_4151),
    .ReadAddr_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_ce0),
    .ReadAddr_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_we0),
    .ReadAddr_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_d0),
    .add_ln375_1(add_ln375_1_reg_3746),
    .DataRAM_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .tmp_307(add_ln366_4_reg_4166),
    .ReadData_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_ce0),
    .ReadData_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_we0),
    .ReadData_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_d0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_ce0),
    .ReadData_1_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_we0),
    .ReadData_1_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_d0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_ce0),
    .ReadData_2_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_we0),
    .ReadData_2_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_d0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_ce0),
    .ReadData_3_we0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_we0),
    .ReadData_3_d0(grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_d0),
    .select_ln363_14(select_ln363_11_reg_4095)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_724 grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_ready),
    .InputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_address0),
    .InputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_ce0),
    .InputIndex_q0(InputIndex_q0),
    .ReadData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_ce0),
    .ReadData_q0(ReadData_q0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_ce0),
    .ReadData_1_q0(ReadData_1_q0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_ce0),
    .ReadData_2_q0(ReadData_2_q0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_ce0),
    .ReadData_3_q0(ReadData_3_q0),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_ce0),
    .PermuteData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_we0),
    .PermuteData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_d0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_ce0),
    .PermuteData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_we0),
    .PermuteData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_d0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_ce0),
    .PermuteData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_we0),
    .PermuteData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_d0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_ce0),
    .PermuteData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_we0),
    .PermuteData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_d0)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1125 grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_ready),
    .TwiddleFactor_5(TwiddleFactor_5_reg_4192),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_ce0),
    .PermuteData_q0(PermuteData_q0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_ce0),
    .PermuteData_2_q0(PermuteData_2_q0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_ce0),
    .PermuteData_1_q0(PermuteData_1_q0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_ce0),
    .PermuteData_3_q0(PermuteData_3_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_ce0),
    .NTTData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_we0),
    .NTTData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_d0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_ce0),
    .NTTData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_we0),
    .NTTData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_d0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_ce0),
    .NTTData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_we0),
    .NTTData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_d0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_ce0),
    .NTTData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_we0),
    .NTTData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_d0),
    .grp_Configurable_PE_2_fu_4743_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din1),
    .grp_Configurable_PE_2_fu_4743_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din2),
    .grp_Configurable_PE_2_fu_4743_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din3),
    .grp_Configurable_PE_2_fu_4743_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din4),
    .grp_Configurable_PE_2_fu_4743_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din5),
    .grp_Configurable_PE_2_fu_4743_p_dout0_0(grp_Configurable_PE_2_fu_4743_ap_return_0),
    .grp_Configurable_PE_2_fu_4743_p_dout0_1(grp_Configurable_PE_2_fu_4743_ap_return_1),
    .grp_Configurable_PE_2_fu_4751_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din1),
    .grp_Configurable_PE_2_fu_4751_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din2),
    .grp_Configurable_PE_2_fu_4751_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din3),
    .grp_Configurable_PE_2_fu_4751_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din4),
    .grp_Configurable_PE_2_fu_4751_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din5),
    .grp_Configurable_PE_2_fu_4751_p_dout0_0(grp_Configurable_PE_2_fu_4751_ap_return_0),
    .grp_Configurable_PE_2_fu_4751_p_dout0_1(grp_Configurable_PE_2_fu_4751_ap_return_1)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1226 grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_ready),
    .ReadAddr_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_ce0),
    .ReadAddr_q0(ReadAddr_q0),
    .add_ln375_1(add_ln375_1_reg_3746),
    .DataRAM_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_d0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_d0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_d0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_d0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_d0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_d0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_d0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_d0),
    .tmp_307(add_ln366_4_reg_4166),
    .OutputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_address0),
    .OutputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_ce0),
    .OutputIndex_q0(OutputIndex_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_ce0),
    .NTTData_q0(NTTData_q0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_ce0),
    .NTTData_1_q0(NTTData_1_q0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_ce0),
    .NTTData_2_q0(NTTData_2_q0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_ce0),
    .NTTData_3_q0(NTTData_3_q0),
    .select_ln363_14(select_ln363_11_reg_4095)
);

Crypto1_Crypto1_Pipeline_NTT_COL_LOOP grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start),
    .ap_done(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_ready),
    .trunc_ln16(trunc_ln293_reg_4276),
    .shl_cast_mid2(trunc_ln291_reg_4254),
    .mul_ln296(mul_ln296_reg_4290),
    .ReadAddr_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_ce0),
    .ReadAddr_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_we0),
    .ReadAddr_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_d0),
    .sub_ln300(sub_ln300_reg_3774),
    .DataRAM_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .tmp_263(add_ln293_3_reg_4300),
    .ReadData_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_ce0),
    .ReadData_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_we0),
    .ReadData_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_d0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_ce0),
    .ReadData_1_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_we0),
    .ReadData_1_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_d0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_ce0),
    .ReadData_2_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_we0),
    .ReadData_2_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_d0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_ce0),
    .ReadData_3_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_we0),
    .ReadData_3_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_d0),
    .select_ln291_1(select_ln291_1_reg_4247)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_1 grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_ready),
    .InputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_address0),
    .InputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_ce0),
    .InputIndex_q0(InputIndex_q0),
    .ReadData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_ce0),
    .ReadData_q0(ReadData_q0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_ce0),
    .ReadData_1_q0(ReadData_1_q0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_ce0),
    .ReadData_2_q0(ReadData_2_q0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_ce0),
    .ReadData_3_q0(ReadData_3_q0),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_ce0),
    .PermuteData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_we0),
    .PermuteData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_d0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_ce0),
    .PermuteData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_we0),
    .PermuteData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_d0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_ce0),
    .PermuteData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_we0),
    .PermuteData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_d0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_ce0),
    .PermuteData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_we0),
    .PermuteData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_d0)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_5 grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_ready),
    .TwiddleFactor(TwiddleFactor_reg_4341),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_ce0),
    .PermuteData_q0(PermuteData_q0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_ce0),
    .PermuteData_2_q0(PermuteData_2_q0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_ce0),
    .PermuteData_1_q0(PermuteData_1_q0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_ce0),
    .PermuteData_3_q0(PermuteData_3_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_ce0),
    .NTTData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_we0),
    .NTTData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_d0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_ce0),
    .NTTData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_we0),
    .NTTData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_d0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_ce0),
    .NTTData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_we0),
    .NTTData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_d0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_ce0),
    .NTTData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_we0),
    .NTTData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_d0),
    .grp_Configurable_PE_2_fu_4743_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din1),
    .grp_Configurable_PE_2_fu_4743_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din2),
    .grp_Configurable_PE_2_fu_4743_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din3),
    .grp_Configurable_PE_2_fu_4743_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din4),
    .grp_Configurable_PE_2_fu_4743_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din5),
    .grp_Configurable_PE_2_fu_4743_p_dout0_0(grp_Configurable_PE_2_fu_4743_ap_return_0),
    .grp_Configurable_PE_2_fu_4743_p_dout0_1(grp_Configurable_PE_2_fu_4743_ap_return_1),
    .grp_Configurable_PE_2_fu_4751_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din1),
    .grp_Configurable_PE_2_fu_4751_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din2),
    .grp_Configurable_PE_2_fu_4751_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din3),
    .grp_Configurable_PE_2_fu_4751_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din4),
    .grp_Configurable_PE_2_fu_4751_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din5),
    .grp_Configurable_PE_2_fu_4751_p_dout0_0(grp_Configurable_PE_2_fu_4751_ap_return_0),
    .grp_Configurable_PE_2_fu_4751_p_dout0_1(grp_Configurable_PE_2_fu_4751_ap_return_1)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_6 grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_ready),
    .ReadAddr_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_ce0),
    .ReadAddr_q0(ReadAddr_q0),
    .sub_ln300(sub_ln300_reg_3774),
    .DataRAM_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_d0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_d0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_d0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_d0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_d0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_d0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_d0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_d0),
    .tmp_263(add_ln293_3_reg_4300),
    .OutputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_address0),
    .OutputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_ce0),
    .OutputIndex_q0(OutputIndex_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_ce0),
    .NTTData_q0(NTTData_q0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_ce0),
    .NTTData_1_q0(NTTData_1_q0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_ce0),
    .NTTData_2_q0(NTTData_2_q0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_ce0),
    .NTTData_3_q0(NTTData_3_q0),
    .select_ln291_1(select_ln291_1_reg_4247)
);

Crypto1_Crypto1_Pipeline_NTT_COL_LOOP11 grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start),
    .ap_done(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_ready),
    .tmp_281(add_ln293_4_reg_4449),
    .DataRAM_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .ReadData_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_ce0),
    .ReadData_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_we0),
    .ReadData_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_d0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_ce0),
    .ReadData_1_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_we0),
    .ReadData_1_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_d0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_ce0),
    .ReadData_2_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_we0),
    .ReadData_2_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_d0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_ce0),
    .ReadData_3_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_we0),
    .ReadData_3_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_d0),
    .select_ln291_6(select_ln291_6_reg_4396),
    .trunc_ln293_1(trunc_ln293_1_reg_4425),
    .shl_1_cast_mid2(trunc_ln291_3_reg_4403),
    .mul_ln296_1(mul_ln296_1_reg_4439),
    .ReadAddr_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_ce0),
    .ReadAddr_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_we0),
    .ReadAddr_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_d0),
    .add_ln302(add_ln302_reg_3781)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_112 grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_ready),
    .InputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_address0),
    .InputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_ce0),
    .InputIndex_q0(InputIndex_q0),
    .ReadData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_ce0),
    .ReadData_q0(ReadData_q0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_ce0),
    .ReadData_1_q0(ReadData_1_q0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_ce0),
    .ReadData_2_q0(ReadData_2_q0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_ce0),
    .ReadData_3_q0(ReadData_3_q0),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_ce0),
    .PermuteData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_we0),
    .PermuteData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_d0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_ce0),
    .PermuteData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_we0),
    .PermuteData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_d0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_ce0),
    .PermuteData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_we0),
    .PermuteData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_d0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_ce0),
    .PermuteData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_we0),
    .PermuteData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_d0)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_513 grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_ready),
    .TwiddleFactor_2(TwiddleFactor_2_reg_4490),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_ce0),
    .PermuteData_q0(PermuteData_q0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_ce0),
    .PermuteData_2_q0(PermuteData_2_q0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_ce0),
    .PermuteData_1_q0(PermuteData_1_q0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_ce0),
    .PermuteData_3_q0(PermuteData_3_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_ce0),
    .NTTData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_we0),
    .NTTData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_d0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_ce0),
    .NTTData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_we0),
    .NTTData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_d0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_ce0),
    .NTTData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_we0),
    .NTTData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_d0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_ce0),
    .NTTData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_we0),
    .NTTData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_d0),
    .grp_Configurable_PE_2_fu_4743_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din1),
    .grp_Configurable_PE_2_fu_4743_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din2),
    .grp_Configurable_PE_2_fu_4743_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din3),
    .grp_Configurable_PE_2_fu_4743_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din4),
    .grp_Configurable_PE_2_fu_4743_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din5),
    .grp_Configurable_PE_2_fu_4743_p_dout0_0(grp_Configurable_PE_2_fu_4743_ap_return_0),
    .grp_Configurable_PE_2_fu_4743_p_dout0_1(grp_Configurable_PE_2_fu_4743_ap_return_1),
    .grp_Configurable_PE_2_fu_4751_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din1),
    .grp_Configurable_PE_2_fu_4751_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din2),
    .grp_Configurable_PE_2_fu_4751_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din3),
    .grp_Configurable_PE_2_fu_4751_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din4),
    .grp_Configurable_PE_2_fu_4751_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din5),
    .grp_Configurable_PE_2_fu_4751_p_dout0_0(grp_Configurable_PE_2_fu_4751_ap_return_0),
    .grp_Configurable_PE_2_fu_4751_p_dout0_1(grp_Configurable_PE_2_fu_4751_ap_return_1)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_614 grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_ready),
    .tmp_281(add_ln293_4_reg_4449),
    .DataRAM_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_d0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_d0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_d0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_d0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_d0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_d0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_d0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_d0),
    .OutputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_address0),
    .OutputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_ce0),
    .OutputIndex_q0(OutputIndex_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_ce0),
    .NTTData_q0(NTTData_q0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_ce0),
    .NTTData_1_q0(NTTData_1_q0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_ce0),
    .NTTData_2_q0(NTTData_2_q0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_ce0),
    .NTTData_3_q0(NTTData_3_q0),
    .select_ln291_6(select_ln291_6_reg_4396),
    .ReadAddr_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_ce0),
    .ReadAddr_q0(ReadAddr_q0),
    .add_ln302(add_ln302_reg_3781)
);

Crypto1_Crypto1_Pipeline_NTT_COL_LOOP15 grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start),
    .ap_done(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_ready),
    .tmp_305(add_ln293_5_reg_4577),
    .DataRAM_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .ReadData_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_ce0),
    .ReadData_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_we0),
    .ReadData_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_d0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_ce0),
    .ReadData_1_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_we0),
    .ReadData_1_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_d0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_ce0),
    .ReadData_2_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_we0),
    .ReadData_2_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_d0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_ce0),
    .ReadData_3_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_we0),
    .ReadData_3_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_d0),
    .select_ln291_11(select_ln291_11_reg_4524),
    .trunc_ln293_2(trunc_ln293_2_reg_4553),
    .shl_2_cast_mid2(trunc_ln291_6_reg_4531),
    .mul_ln296_2(mul_ln296_2_reg_4567),
    .ReadAddr_address0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_ce0),
    .ReadAddr_we0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_we0),
    .ReadAddr_d0(grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_d0),
    .add_ln302_1(add_ln302_1_reg_3788)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_116 grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_ready),
    .InputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_address0),
    .InputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_ce0),
    .InputIndex_q0(InputIndex_q0),
    .ReadData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_address0),
    .ReadData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_ce0),
    .ReadData_q0(ReadData_q0),
    .ReadData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_address0),
    .ReadData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_ce0),
    .ReadData_1_q0(ReadData_1_q0),
    .ReadData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_address0),
    .ReadData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_ce0),
    .ReadData_2_q0(ReadData_2_q0),
    .ReadData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_address0),
    .ReadData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_ce0),
    .ReadData_3_q0(ReadData_3_q0),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_ce0),
    .PermuteData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_we0),
    .PermuteData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_d0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_ce0),
    .PermuteData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_we0),
    .PermuteData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_d0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_ce0),
    .PermuteData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_we0),
    .PermuteData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_d0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_ce0),
    .PermuteData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_we0),
    .PermuteData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_d0)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_517 grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_ready),
    .TwiddleFactor_4(TwiddleFactor_4_reg_4618),
    .PermuteData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_address0),
    .PermuteData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_ce0),
    .PermuteData_q0(PermuteData_q0),
    .PermuteData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_address0),
    .PermuteData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_ce0),
    .PermuteData_2_q0(PermuteData_2_q0),
    .PermuteData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_address0),
    .PermuteData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_ce0),
    .PermuteData_1_q0(PermuteData_1_q0),
    .PermuteData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_address0),
    .PermuteData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_ce0),
    .PermuteData_3_q0(PermuteData_3_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_ce0),
    .NTTData_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_we0),
    .NTTData_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_d0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_ce0),
    .NTTData_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_we0),
    .NTTData_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_d0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_ce0),
    .NTTData_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_we0),
    .NTTData_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_d0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_ce0),
    .NTTData_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_we0),
    .NTTData_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_d0),
    .grp_Configurable_PE_2_fu_4743_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din1),
    .grp_Configurable_PE_2_fu_4743_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din2),
    .grp_Configurable_PE_2_fu_4743_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din3),
    .grp_Configurable_PE_2_fu_4743_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din4),
    .grp_Configurable_PE_2_fu_4743_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din5),
    .grp_Configurable_PE_2_fu_4743_p_dout0_0(grp_Configurable_PE_2_fu_4743_ap_return_0),
    .grp_Configurable_PE_2_fu_4743_p_dout0_1(grp_Configurable_PE_2_fu_4743_ap_return_1),
    .grp_Configurable_PE_2_fu_4751_p_din1(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din1),
    .grp_Configurable_PE_2_fu_4751_p_din2(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din2),
    .grp_Configurable_PE_2_fu_4751_p_din3(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din3),
    .grp_Configurable_PE_2_fu_4751_p_din4(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din4),
    .grp_Configurable_PE_2_fu_4751_p_din5(grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din5),
    .grp_Configurable_PE_2_fu_4751_p_dout0_0(grp_Configurable_PE_2_fu_4751_ap_return_0),
    .grp_Configurable_PE_2_fu_4751_p_dout0_1(grp_Configurable_PE_2_fu_4751_ap_return_1)
);

Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_618 grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start),
    .ap_done(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_ready),
    .tmp_305(add_ln293_5_reg_4577),
    .DataRAM_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_d0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_d0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_d0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_d0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_d0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_d0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_d0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_d0),
    .OutputIndex_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_address0),
    .OutputIndex_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_ce0),
    .OutputIndex_q0(OutputIndex_q0),
    .NTTData_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_address0),
    .NTTData_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_ce0),
    .NTTData_q0(NTTData_q0),
    .NTTData_1_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_address0),
    .NTTData_1_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_ce0),
    .NTTData_1_q0(NTTData_1_q0),
    .NTTData_2_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_address0),
    .NTTData_2_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_ce0),
    .NTTData_2_q0(NTTData_2_q0),
    .NTTData_3_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_address0),
    .NTTData_3_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_ce0),
    .NTTData_3_q0(NTTData_3_q0),
    .select_ln291_11(select_ln291_11_reg_4524),
    .ReadAddr_address0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_address0),
    .ReadAddr_ce0(grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_ce0),
    .ReadAddr_q0(ReadAddr_q0),
    .add_ln302_1(add_ln302_1_reg_3788)
);

Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start),
    .ap_done(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_ready),
    .add_ln267(add_ln267_reg_4628),
    .add_ln268(add_ln268_reg_4638),
    .DataRAM_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .grp_Configurable_PE_fu_4759_p_din1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din1),
    .grp_Configurable_PE_fu_4759_p_din2(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din2),
    .grp_Configurable_PE_fu_4759_p_din3(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din3),
    .grp_Configurable_PE_fu_4759_p_din4(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din4),
    .grp_Configurable_PE_fu_4759_p_dout0(grp_Configurable_PE_fu_4759_ap_return)
);

Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start),
    .ap_done(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_ready),
    .add_ln230(add_ln230_reg_4648),
    .add_ln231(add_ln231_reg_4658),
    .DataRAM_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .grp_Configurable_PE_fu_4766_p_din1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din1),
    .grp_Configurable_PE_fu_4766_p_din2(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din2),
    .grp_Configurable_PE_fu_4766_p_din3(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din3),
    .grp_Configurable_PE_fu_4766_p_din4(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din4),
    .grp_Configurable_PE_fu_4766_p_dout0(grp_Configurable_PE_fu_4766_ap_return)
);

Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start),
    .ap_done(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_ready),
    .add_ln188(add_ln188_reg_4668),
    .add_ln189(add_ln189_reg_4678),
    .DataRAM_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .grp_Configurable_PE_fu_4773_p_din1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din1),
    .grp_Configurable_PE_fu_4773_p_din2(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din2),
    .grp_Configurable_PE_fu_4773_p_din3(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din3),
    .grp_Configurable_PE_fu_4773_p_din4(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din4),
    .grp_Configurable_PE_fu_4773_p_dout0(grp_Configurable_PE_fu_4773_ap_return)
);

Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start),
    .ap_done(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_ready),
    .add_ln267_1(add_ln267_1_reg_4683),
    .add_ln268_1(add_ln268_1_reg_4688),
    .DataRAM_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .grp_Configurable_PE_fu_4759_p_din1(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din1),
    .grp_Configurable_PE_fu_4759_p_din2(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din2),
    .grp_Configurable_PE_fu_4759_p_din3(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din3),
    .grp_Configurable_PE_fu_4759_p_din4(grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din4),
    .grp_Configurable_PE_fu_4759_p_dout0(grp_Configurable_PE_fu_4759_ap_return)
);

Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start),
    .ap_done(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_ready),
    .add_ln230_1(add_ln230_1_reg_4693),
    .add_ln231_1(add_ln231_1_reg_4698),
    .DataRAM_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .grp_Configurable_PE_fu_4766_p_din1(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din1),
    .grp_Configurable_PE_fu_4766_p_din2(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din2),
    .grp_Configurable_PE_fu_4766_p_din3(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din3),
    .grp_Configurable_PE_fu_4766_p_din4(grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din4),
    .grp_Configurable_PE_fu_4766_p_dout0(grp_Configurable_PE_fu_4766_ap_return)
);

Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start),
    .ap_done(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_ready),
    .add_ln188_1(add_ln188_1_reg_4703),
    .add_ln189_1(add_ln189_1_reg_4708),
    .DataRAM_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_d0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address1),
    .DataRAM_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce1),
    .DataRAM_q1(DataRAM_q1),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_d0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_1_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address1),
    .DataRAM_1_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce1),
    .DataRAM_1_q1(DataRAM_1_q1),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_d0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_2_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address1),
    .DataRAM_2_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce1),
    .DataRAM_2_q1(DataRAM_2_q1),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_d0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_3_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address1),
    .DataRAM_3_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce1),
    .DataRAM_3_q1(DataRAM_3_q1),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_d0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_4_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address1),
    .DataRAM_4_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce1),
    .DataRAM_4_q1(DataRAM_4_q1),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_d0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_5_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address1),
    .DataRAM_5_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce1),
    .DataRAM_5_q1(DataRAM_5_q1),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_d0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_6_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address1),
    .DataRAM_6_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce1),
    .DataRAM_6_q1(DataRAM_6_q1),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_d0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataRAM_7_address1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address1),
    .DataRAM_7_ce1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce1),
    .DataRAM_7_q1(DataRAM_7_q1),
    .grp_Configurable_PE_fu_4773_p_din1(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din1),
    .grp_Configurable_PE_fu_4773_p_din2(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din2),
    .grp_Configurable_PE_fu_4773_p_din3(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din3),
    .grp_Configurable_PE_fu_4773_p_din4(grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din4),
    .grp_Configurable_PE_fu_4773_p_dout0(grp_Configurable_PE_fu_4773_ap_return)
);

Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start),
    .ap_done(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_ready),
    .DataOutStream_TREADY(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TREADY),
    .add_ln99(add_ln99_reg_4718),
    .DataRAM_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataOutStream_TDATA(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TDATA),
    .DataOutStream_TVALID(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID),
    .DataOutStream_TKEEP(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TKEEP),
    .DataOutStream_TSTRB(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TSTRB),
    .DataOutStream_TLAST(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TLAST)
);

Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start),
    .ap_done(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_ready),
    .DataInStream_TVALID(DataInStream_TVALID_int_regslice),
    .add_ln80(add_ln80_reg_4728),
    .DataRAM_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_d0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_d0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_d0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_d0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_d0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_d0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_d0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_d0),
    .DataInStream_TDATA(DataInStream_TDATA_int_regslice),
    .DataInStream_TREADY(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataInStream_TREADY),
    .DataInStream_TKEEP(DataInStream_TKEEP_int_regslice),
    .DataInStream_TSTRB(DataInStream_TSTRB_int_regslice),
    .DataInStream_TLAST(DataInStream_TLAST_int_regslice)
);

Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start),
    .ap_done(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_ready),
    .DataOutStream_TREADY(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TREADY),
    .add_ln99_1(add_ln99_1_reg_4733),
    .DataRAM_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_ce0),
    .DataRAM_q0(DataRAM_q0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_ce0),
    .DataRAM_1_q0(DataRAM_1_q0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_ce0),
    .DataRAM_2_q0(DataRAM_2_q0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_ce0),
    .DataRAM_3_q0(DataRAM_3_q0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_ce0),
    .DataRAM_4_q0(DataRAM_4_q0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_ce0),
    .DataRAM_5_q0(DataRAM_5_q0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_ce0),
    .DataRAM_6_q0(DataRAM_6_q0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_ce0),
    .DataRAM_7_q0(DataRAM_7_q0),
    .DataOutStream_TDATA(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TDATA),
    .DataOutStream_TVALID(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID),
    .DataOutStream_TKEEP(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TKEEP),
    .DataOutStream_TSTRB(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TSTRB),
    .DataOutStream_TLAST(grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TLAST)
);

Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start),
    .ap_done(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_done),
    .ap_idle(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_idle),
    .ap_ready(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_ready),
    .DataInStream_TVALID(DataInStream_TVALID_int_regslice),
    .add_ln80_1(add_ln80_1_reg_4738),
    .DataRAM_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_address0),
    .DataRAM_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_ce0),
    .DataRAM_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_we0),
    .DataRAM_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_d0),
    .DataRAM_1_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_address0),
    .DataRAM_1_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_ce0),
    .DataRAM_1_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_we0),
    .DataRAM_1_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_d0),
    .DataRAM_2_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_address0),
    .DataRAM_2_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_ce0),
    .DataRAM_2_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_we0),
    .DataRAM_2_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_d0),
    .DataRAM_3_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_address0),
    .DataRAM_3_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_ce0),
    .DataRAM_3_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_we0),
    .DataRAM_3_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_d0),
    .DataRAM_4_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_address0),
    .DataRAM_4_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_ce0),
    .DataRAM_4_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_we0),
    .DataRAM_4_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_d0),
    .DataRAM_5_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_address0),
    .DataRAM_5_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_ce0),
    .DataRAM_5_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_we0),
    .DataRAM_5_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_d0),
    .DataRAM_6_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_address0),
    .DataRAM_6_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_ce0),
    .DataRAM_6_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_we0),
    .DataRAM_6_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_d0),
    .DataRAM_7_address0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_address0),
    .DataRAM_7_ce0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_ce0),
    .DataRAM_7_we0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_we0),
    .DataRAM_7_d0(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_d0),
    .DataInStream_TDATA(DataInStream_TDATA_int_regslice),
    .DataInStream_TREADY(grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataInStream_TREADY),
    .DataInStream_TKEEP(DataInStream_TKEEP_int_regslice),
    .DataInStream_TSTRB(DataInStream_TSTRB_int_regslice),
    .DataInStream_TLAST(DataInStream_TLAST_int_regslice)
);

Crypto1_Configurable_PE_2 grp_Configurable_PE_2_fu_4743(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .input1_val(grp_Configurable_PE_2_fu_4743_input1_val),
    .input2_val(grp_Configurable_PE_2_fu_4743_input2_val),
    .twiddle_factor_val2(grp_Configurable_PE_2_fu_4743_twiddle_factor_val2),
    .MOD_INDEX(grp_Configurable_PE_2_fu_4743_MOD_INDEX),
    .op(grp_Configurable_PE_2_fu_4743_op),
    .ap_return_0(grp_Configurable_PE_2_fu_4743_ap_return_0),
    .ap_return_1(grp_Configurable_PE_2_fu_4743_ap_return_1)
);

Crypto1_Configurable_PE_2 grp_Configurable_PE_2_fu_4751(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .input1_val(grp_Configurable_PE_2_fu_4751_input1_val),
    .input2_val(grp_Configurable_PE_2_fu_4751_input2_val),
    .twiddle_factor_val2(grp_Configurable_PE_2_fu_4751_twiddle_factor_val2),
    .MOD_INDEX(grp_Configurable_PE_2_fu_4751_MOD_INDEX),
    .op(grp_Configurable_PE_2_fu_4751_op),
    .ap_return_0(grp_Configurable_PE_2_fu_4751_ap_return_0),
    .ap_return_1(grp_Configurable_PE_2_fu_4751_ap_return_1)
);

Crypto1_Configurable_PE grp_Configurable_PE_fu_4759(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .input1_val(grp_Configurable_PE_fu_4759_input1_val),
    .input2_val(grp_Configurable_PE_fu_4759_input2_val),
    .MOD_INDEX(grp_Configurable_PE_fu_4759_MOD_INDEX),
    .op(grp_Configurable_PE_fu_4759_op),
    .ap_return(grp_Configurable_PE_fu_4759_ap_return)
);

Crypto1_Configurable_PE grp_Configurable_PE_fu_4766(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .input1_val(grp_Configurable_PE_fu_4766_input1_val),
    .input2_val(grp_Configurable_PE_fu_4766_input2_val),
    .MOD_INDEX(grp_Configurable_PE_fu_4766_MOD_INDEX),
    .op(grp_Configurable_PE_fu_4766_op),
    .ap_return(grp_Configurable_PE_fu_4766_ap_return)
);

Crypto1_Configurable_PE grp_Configurable_PE_fu_4773(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .input1_val(grp_Configurable_PE_fu_4773_input1_val),
    .input2_val(grp_Configurable_PE_fu_4773_input2_val),
    .MOD_INDEX(grp_Configurable_PE_fu_4773_MOD_INDEX),
    .op(grp_Configurable_PE_fu_4773_op),
    .ap_return(grp_Configurable_PE_fu_4773_ap_return)
);

Crypto1_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .RAMSel(RAMSel),
    .RAMSel1(RAMSel1),
    .OP(OP),
    .NTTTwiddleIn_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_address0),
    .NTTTwiddleIn_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTwiddleIn_ce0),
    .NTTTwiddleIn_q0(NTTTwiddleIn_q0),
    .INTTTwiddleIn_address0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_address0),
    .INTTTwiddleIn_ce0(grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTwiddleIn_ce0),
    .INTTTwiddleIn_q0(INTTTwiddleIn_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

Crypto1_mul_6ns_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_6ns_10s_10_1_1_U596(
    .din0(mul_ln369_fu_2009_p0),
    .din1(trunc_ln363_1_reg_3857),
    .dout(mul_ln369_fu_2009_p2)
);

Crypto1_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U597(
    .din0(INTTTWiddleRAM_0_q0),
    .din1(INTTTWiddleRAM_0_1_q0),
    .din2(INTTTWiddleRAM_0_2_q0),
    .din3(INTTTWiddleRAM_0_3_q0),
    .din4(add_ln404_reg_3895),
    .dout(TwiddleFactor_1_fu_2077_p6)
);

Crypto1_mul_6ns_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_6ns_10s_10_1_1_U598(
    .din0(mul_ln369_1_fu_2302_p0),
    .din1(trunc_ln363_4_reg_3998),
    .dout(mul_ln369_1_fu_2302_p2)
);

Crypto1_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U599(
    .din0(INTTTWiddleRAM_0_q0),
    .din1(INTTTWiddleRAM_0_1_q0),
    .din2(INTTTWiddleRAM_0_2_q0),
    .din3(INTTTWiddleRAM_0_3_q0),
    .din4(add_ln404_1_reg_4036),
    .dout(TwiddleFactor_3_fu_2376_p6)
);

Crypto1_mul_6ns_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_6ns_10s_10_1_1_U600(
    .din0(mul_ln369_2_fu_2586_p0),
    .din1(trunc_ln363_7_reg_4118),
    .dout(mul_ln369_2_fu_2586_p2)
);

Crypto1_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U601(
    .din0(INTTTWiddleRAM_0_q0),
    .din1(INTTTWiddleRAM_0_1_q0),
    .din2(INTTTWiddleRAM_0_2_q0),
    .din3(INTTTWiddleRAM_0_3_q0),
    .din4(add_ln404_2_reg_4156),
    .dout(TwiddleFactor_5_fu_2660_p6)
);

Crypto1_mul_6ns_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_6ns_10s_10_1_1_U602(
    .din0(mul_ln296_fu_2840_p0),
    .din1(trunc_ln291_1_reg_4271),
    .dout(mul_ln296_fu_2840_p2)
);

Crypto1_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U603(
    .din0(NTTTWiddleRAM_0_q0),
    .din1(NTTTWiddleRAM_0_1_q0),
    .din2(NTTTWiddleRAM_0_2_q0),
    .din3(NTTTWiddleRAM_0_3_q0),
    .din4(add_ln327_reg_4311),
    .dout(TwiddleFactor_fu_2944_p6)
);

Crypto1_mul_6ns_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_6ns_10s_10_1_1_U604(
    .din0(mul_ln296_1_fu_3124_p0),
    .din1(trunc_ln291_4_reg_4420),
    .dout(mul_ln296_1_fu_3124_p2)
);

Crypto1_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U605(
    .din0(NTTTWiddleRAM_0_q0),
    .din1(NTTTWiddleRAM_0_1_q0),
    .din2(NTTTWiddleRAM_0_2_q0),
    .din3(NTTTWiddleRAM_0_3_q0),
    .din4(add_ln327_1_reg_4460),
    .dout(TwiddleFactor_2_fu_3234_p6)
);

Crypto1_mul_6ns_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_6ns_10s_10_1_1_U606(
    .din0(mul_ln296_2_fu_3399_p0),
    .din1(trunc_ln291_7_reg_4548),
    .dout(mul_ln296_2_fu_3399_p2)
);

Crypto1_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U607(
    .din0(NTTTWiddleRAM_0_q0),
    .din1(NTTTWiddleRAM_0_1_q0),
    .din2(NTTTWiddleRAM_0_2_q0),
    .din3(NTTTWiddleRAM_0_3_q0),
    .din4(add_ln327_2_reg_4588),
    .dout(TwiddleFactor_4_fu_3509_p6)
);

Crypto1_regslice_both #(
    .DataWidth( 32 ))
regslice_both_DataInStream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataInStream_TDATA),
    .vld_in(DataInStream_TVALID),
    .ack_in(regslice_both_DataInStream_V_data_V_U_ack_in),
    .data_out(DataInStream_TDATA_int_regslice),
    .vld_out(DataInStream_TVALID_int_regslice),
    .ack_out(DataInStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_DataInStream_V_data_V_U_apdone_blk)
);

Crypto1_regslice_both #(
    .DataWidth( 4 ))
regslice_both_DataInStream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataInStream_TKEEP),
    .vld_in(DataInStream_TVALID),
    .ack_in(regslice_both_DataInStream_V_keep_V_U_ack_in),
    .data_out(DataInStream_TKEEP_int_regslice),
    .vld_out(regslice_both_DataInStream_V_keep_V_U_vld_out),
    .ack_out(DataInStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_DataInStream_V_keep_V_U_apdone_blk)
);

Crypto1_regslice_both #(
    .DataWidth( 4 ))
regslice_both_DataInStream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataInStream_TSTRB),
    .vld_in(DataInStream_TVALID),
    .ack_in(regslice_both_DataInStream_V_strb_V_U_ack_in),
    .data_out(DataInStream_TSTRB_int_regslice),
    .vld_out(regslice_both_DataInStream_V_strb_V_U_vld_out),
    .ack_out(DataInStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_DataInStream_V_strb_V_U_apdone_blk)
);

Crypto1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_DataInStream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataInStream_TLAST),
    .vld_in(DataInStream_TVALID),
    .ack_in(regslice_both_DataInStream_V_last_V_U_ack_in),
    .data_out(DataInStream_TLAST_int_regslice),
    .vld_out(regslice_both_DataInStream_V_last_V_U_vld_out),
    .ack_out(DataInStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_DataInStream_V_last_V_U_apdone_blk)
);

Crypto1_regslice_both #(
    .DataWidth( 32 ))
regslice_both_DataOutStream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataOutStream_TDATA_int_regslice),
    .vld_in(DataOutStream_TVALID_int_regslice),
    .ack_in(DataOutStream_TREADY_int_regslice),
    .data_out(DataOutStream_TDATA),
    .vld_out(regslice_both_DataOutStream_V_data_V_U_vld_out),
    .ack_out(DataOutStream_TREADY),
    .apdone_blk(regslice_both_DataOutStream_V_data_V_U_apdone_blk)
);

Crypto1_regslice_both #(
    .DataWidth( 4 ))
regslice_both_DataOutStream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataOutStream_TKEEP_int_regslice),
    .vld_in(DataOutStream_TVALID_int_regslice),
    .ack_in(regslice_both_DataOutStream_V_keep_V_U_ack_in_dummy),
    .data_out(DataOutStream_TKEEP),
    .vld_out(regslice_both_DataOutStream_V_keep_V_U_vld_out),
    .ack_out(DataOutStream_TREADY),
    .apdone_blk(regslice_both_DataOutStream_V_keep_V_U_apdone_blk)
);

Crypto1_regslice_both #(
    .DataWidth( 4 ))
regslice_both_DataOutStream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataOutStream_TSTRB_int_regslice),
    .vld_in(DataOutStream_TVALID_int_regslice),
    .ack_in(regslice_both_DataOutStream_V_strb_V_U_ack_in_dummy),
    .data_out(DataOutStream_TSTRB),
    .vld_out(regslice_both_DataOutStream_V_strb_V_U_vld_out),
    .ack_out(DataOutStream_TREADY),
    .apdone_blk(regslice_both_DataOutStream_V_strb_V_U_apdone_blk)
);

Crypto1_regslice_both #(
    .DataWidth( 1 ))
regslice_both_DataOutStream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(DataOutStream_TLAST_int_regslice),
    .vld_in(DataOutStream_TVALID_int_regslice),
    .ack_in(regslice_both_DataOutStream_V_last_V_U_ack_in_dummy),
    .data_out(DataOutStream_TLAST),
    .vld_out(regslice_both_DataOutStream_V_last_V_U_vld_out),
    .ack_out(DataOutStream_TREADY),
    .apdone_blk(regslice_both_DataOutStream_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state50)) begin
            grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state61)) begin
            grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state39)) begin
            grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state70))) begin
            grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state72))) begin
            grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg <= 1'b0;
    end else begin
        if (((32'd0 == OP_read_read_fu_456_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state72) & (32'd2 == OP_read_reg_3651))) begin
            grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state70) & (32'd2 == OP_read_reg_3651))) begin
            grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd2 == OP_read_read_fu_456_p2))) begin
            grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state70) & (32'd1 == OP_read_reg_3651))) begin
            grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state72) & (32'd1 == OP_read_reg_3651))) begin
            grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd1 == OP_read_read_fu_456_p2))) begin
            grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state77) & (32'd6 == OP_read_reg_3651))) begin
            grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state80) & (32'd6 == OP_read_reg_3651))) begin
            grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd6 == OP_read_read_fu_456_p2))) begin
            grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state52)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state63)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state41)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state54)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state65)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state43)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state56)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state67)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state77) & (32'd5 == OP_read_reg_3651))) begin
            grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state80) & (32'd5 == OP_read_reg_3651))) begin
            grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (32'd5 == OP_read_read_fu_456_p2))) begin
            grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (32'd7 == OP_read_read_fu_456_p2) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg <= 1'b1;
        end else if ((grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_ready == 1'b1)) begin
            grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generate_input_index_fu_853_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state6))) begin
            grp_generate_input_index_fu_853_ap_start_reg <= 1'b1;
        end else if ((grp_generate_input_index_fu_853_ap_ready == 1'b1)) begin
            grp_generate_input_index_fu_853_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generate_output_index_fu_860_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state6))) begin
            grp_generate_output_index_fu_860_ap_start_reg <= 1'b1;
        end else if ((grp_generate_output_index_fu_860_ap_ready == 1'b1)) begin
            grp_generate_output_index_fu_860_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln291_fu_2677_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        indvar_flatten128_fu_440 <= 10'd0;
    end else if (((icmp_ln291_1_fu_2961_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        indvar_flatten128_fu_440 <= add_ln291_5_fu_2967_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln291_1_fu_2961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        indvar_flatten138_fu_452 <= 10'd0;
    end else if (((icmp_ln291_2_fu_3251_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state58))) begin
        indvar_flatten138_fu_452 <= add_ln291_7_fu_3257_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln363_fu_1801_p2 == 1'd1))) begin
        indvar_flatten145_fu_416 <= 10'd0;
    end else if (((icmp_ln363_1_fu_2094_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        indvar_flatten145_fu_416 <= add_ln363_6_fu_2100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln363_1_fu_2094_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        indvar_flatten152_fu_428 <= 10'd0;
    end else if (((icmp_ln363_2_fu_2393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        indvar_flatten152_fu_428 <= add_ln363_7_fu_2399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd3 == OP_read_reg_3651))) begin
        indvar_flatten41_fu_404 <= 10'd0;
    end else if (((icmp_ln291_fu_2677_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        indvar_flatten41_fu_404 <= add_ln291_1_fu_2683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd4 == OP_read_reg_3651))) begin
        indvar_flatten48_fu_392 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln363_fu_1801_p2 == 1'd0))) begin
        indvar_flatten48_fu_392 <= add_ln363_1_fu_1807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln291_1_fu_2961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        j_10_fu_448 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        j_10_fu_448 <= select_ln291_13_fu_3335_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln363_1_fu_2094_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        j_12_fu_424 <= 4'd0;
    end else if (((icmp_ln363_2_fu_2393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        j_12_fu_424 <= select_ln363_12_fu_2457_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd4 == OP_read_reg_3651))) begin
        j_1_fu_388 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln363_fu_1801_p2 == 1'd0))) begin
        j_1_fu_388 <= select_ln363_4_fu_1865_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln291_fu_2677_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        j_4_fu_436 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        j_4_fu_436 <= select_ln291_8_fu_3060_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln363_fu_1801_p2 == 1'd1))) begin
        j_6_fu_412 <= 4'd0;
    end else if (((icmp_ln363_1_fu_2094_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        j_6_fu_412 <= select_ln363_8_fu_2158_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd3 == OP_read_reg_3651))) begin
        j_fu_400 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        j_fu_400 <= select_ln291_3_fu_2776_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd4 == OP_read_reg_3651))) begin
        k_1_fu_384 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        k_1_fu_384 <= k_4_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln291_fu_2677_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        k_2_fu_432 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        k_2_fu_432 <= add_ln293_1_fu_3105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln363_fu_1801_p2 == 1'd1))) begin
        k_3_fu_408 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        k_3_fu_408 <= k_7_fu_2282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln291_1_fu_2961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        k_5_fu_444 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        k_5_fu_444 <= add_ln293_2_fu_3380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln363_1_fu_2094_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        k_6_fu_420 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        k_6_fu_420 <= k_8_fu_2566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd3 == OP_read_reg_3651))) begin
        k_fu_396 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        k_fu_396 <= add_ln293_fu_2821_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        OP_read_reg_3651 <= OP;
        RAMSel_read_reg_3655 <= RAMSel;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        TwiddleFactor_1_reg_3931 <= TwiddleFactor_1_fu_2077_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        TwiddleFactor_2_reg_4490 <= TwiddleFactor_2_fu_3234_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        TwiddleFactor_3_reg_4072 <= TwiddleFactor_3_fu_2376_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        TwiddleFactor_4_reg_4618 <= TwiddleFactor_4_fu_3509_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        TwiddleFactor_5_reg_4192 <= TwiddleFactor_5_fu_2660_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        TwiddleFactor_reg_4341 <= TwiddleFactor_fu_2944_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state72))) begin
        add_ln188_1_reg_4703[41 : 6] <= add_ln188_1_fu_3607_p2[41 : 6];
        add_ln189_1_reg_4708[41 : 6] <= add_ln189_1_fu_3613_p2[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state70))) begin
        add_ln188_reg_4668[41 : 6] <= add_ln188_fu_3566_p2[41 : 6];
        add_ln189_reg_4678[41 : 6] <= add_ln189_fu_3576_p2[41 : 6];
        sext_ln188_reg_4663[41 : 6] <= sext_ln188_fu_3563_p1[41 : 6];
        sext_ln189_reg_4673[41 : 6] <= sext_ln189_fu_3573_p1[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state72) & (32'd1 == OP_read_reg_3651))) begin
        add_ln230_1_reg_4693[41 : 6] <= add_ln230_1_fu_3595_p2[41 : 6];
        add_ln231_1_reg_4698[41 : 6] <= add_ln231_1_fu_3601_p2[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & (32'd1 == OP_read_reg_3651))) begin
        add_ln230_reg_4648[41 : 6] <= add_ln230_fu_3546_p2[41 : 6];
        add_ln231_reg_4658[41 : 6] <= add_ln231_fu_3556_p2[41 : 6];
        sext_ln230_reg_4643[41 : 6] <= sext_ln230_fu_3543_p1[41 : 6];
        sext_ln231_reg_4653[41 : 6] <= sext_ln231_fu_3553_p1[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state72) & (32'd2 == OP_read_reg_3651))) begin
        add_ln267_1_reg_4683[41 : 6] <= add_ln267_1_fu_3583_p2[41 : 6];
        add_ln268_1_reg_4688[41 : 6] <= add_ln268_1_fu_3589_p2[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & (32'd2 == OP_read_reg_3651))) begin
        add_ln267_reg_4628[41 : 6] <= add_ln267_fu_3526_p2[41 : 6];
        add_ln268_reg_4638[41 : 6] <= add_ln268_fu_3536_p2[41 : 6];
        sext_ln267_reg_4623[41 : 6] <= sext_ln267_fu_3523_p1[41 : 6];
        sext_ln268_reg_4633[41 : 6] <= sext_ln268_fu_3533_p1[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln291_2_reg_4415 <= add_ln291_2_fu_3072_p2;
        select_ln291_5_reg_4391 <= select_ln291_5_fu_3011_p3;
        select_ln291_6_reg_4396 <= select_ln291_6_fu_3027_p3;
        select_ln291_8_reg_4408 <= select_ln291_8_fu_3060_p3;
        shr546_1_reg_4433 <= shr546_1_fu_3099_p2;
        trunc_ln291_3_reg_4403 <= trunc_ln291_3_fu_3056_p1;
        trunc_ln291_4_reg_4420 <= trunc_ln291_4_fu_3087_p1;
        trunc_ln293_1_reg_4425 <= trunc_ln293_1_fu_3091_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        add_ln291_4_reg_4543 <= add_ln291_4_fu_3347_p2;
        select_ln291_10_reg_4519 <= select_ln291_10_fu_3286_p3;
        select_ln291_11_reg_4524 <= select_ln291_11_fu_3302_p3;
        select_ln291_13_reg_4536 <= select_ln291_13_fu_3335_p3;
        shr546_2_reg_4561 <= shr546_2_fu_3374_p2;
        trunc_ln291_6_reg_4531 <= trunc_ln291_6_fu_3331_p1;
        trunc_ln291_7_reg_4548 <= trunc_ln291_7_fu_3362_p1;
        trunc_ln293_2_reg_4553 <= trunc_ln293_2_fu_3366_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln291_reg_4266 <= add_ln291_fu_2788_p2;
        select_ln291_1_reg_4247 <= select_ln291_1_fu_2743_p3;
        select_ln291_3_reg_4259 <= select_ln291_3_fu_2776_p3;
        select_ln291_reg_4242 <= select_ln291_fu_2727_p3;
        shr546_reg_4284 <= shr546_fu_2815_p2;
        trunc_ln291_1_reg_4271 <= trunc_ln291_1_fu_2803_p1;
        trunc_ln291_reg_4254 <= trunc_ln291_fu_2772_p1;
        trunc_ln293_reg_4276 <= trunc_ln293_fu_2807_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        add_ln293_3_reg_4300 <= add_ln293_3_fu_2867_p2;
        add_ln327_reg_4311 <= add_ln327_fu_2907_p2;
        select_ln319_reg_4306 <= select_ln319_fu_2890_p3;
        shl_ln291_1_reg_4295 <= shl_ln291_1_fu_2848_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        add_ln293_4_reg_4449 <= add_ln293_4_fu_3151_p2;
        add_ln327_1_reg_4460 <= add_ln327_1_fu_3191_p2;
        select_ln319_1_reg_4455 <= select_ln319_1_fu_3174_p3;
        shl_ln291_3_reg_4444 <= shl_ln291_3_fu_3132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        add_ln293_5_reg_4577 <= add_ln293_5_fu_3426_p2;
        add_ln327_2_reg_4588 <= add_ln327_2_fu_3466_p2;
        select_ln319_2_reg_4583 <= select_ln319_2_fu_3449_p3;
        shl_ln291_5_reg_4572 <= shl_ln291_5_fu_3407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd3 == OP_read_reg_3651))) begin
        add_ln302_1_reg_3788[41 : 6] <= add_ln302_1_fu_1777_p2[41 : 6];
        add_ln302_reg_3781[41 : 6] <= add_ln302_fu_1771_p2[41 : 6];
        sub_ln300_reg_3774[40 : 6] <= sub_ln300_fu_1761_p2[40 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln363_11_reg_4107 <= add_ln363_11_fu_2481_p2;
        select_ln363_9_reg_4102 <= select_ln363_9_fu_2475_p3;
        shl_ln363_5_reg_4123 <= shl_ln363_5_fu_2519_p2;
        shr769_2_reg_4140 <= shr769_2_fu_2550_p2;
        trunc_ln363_6_reg_4113 <= trunc_ln363_6_fu_2501_p1;
        trunc_ln363_7_reg_4118 <= trunc_ln363_7_fu_2515_p1;
        trunc_ln363_8_reg_4128 <= trunc_ln363_8_fu_2534_p1;
        trunc_ln366_2_reg_4133 <= trunc_ln366_2_fu_2542_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln363_5_reg_3846 <= add_ln363_5_fu_1904_p2;
        select_ln363_reg_3841 <= select_ln363_fu_1898_p3;
        shl_ln363_1_reg_3862 <= shl_ln363_1_fu_1942_p2;
        shr769_reg_3879 <= shr769_fu_1973_p2;
        trunc_ln363_1_reg_3857 <= trunc_ln363_1_fu_1938_p1;
        trunc_ln363_2_reg_3867 <= trunc_ln363_2_fu_1957_p1;
        trunc_ln363_reg_3852 <= trunc_ln363_fu_1924_p1;
        trunc_ln366_reg_3872 <= trunc_ln366_fu_1965_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln363_9_reg_3987 <= add_ln363_9_fu_2197_p2;
        select_ln363_5_reg_3982 <= select_ln363_5_fu_2191_p3;
        shl_ln363_3_reg_4003 <= shl_ln363_3_fu_2235_p2;
        shr769_1_reg_4020 <= shr769_1_fu_2266_p2;
        trunc_ln363_3_reg_3993 <= trunc_ln363_3_fu_2217_p1;
        trunc_ln363_4_reg_3998 <= trunc_ln363_4_fu_2231_p1;
        trunc_ln363_5_reg_4008 <= trunc_ln363_5_fu_2250_p1;
        trunc_ln366_1_reg_4013 <= trunc_ln366_1_fu_2258_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln366_2_reg_4046 <= add_ln366_2_fu_2356_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln366_4_reg_4166 <= add_ln366_4_fu_2640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln366_reg_3905 <= add_ln366_fu_2063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (32'd4 == OP_read_reg_3651))) begin
        add_ln375_1_reg_3746[41 : 6] <= add_ln375_1_fu_1718_p2[41 : 6];
        add_ln375_reg_3739[41 : 6] <= add_ln375_fu_1712_p2[41 : 6];
        sub_ln372_reg_3732[40 : 6] <= sub_ln372_fu_1702_p2[40 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln404_1_reg_4036 <= add_ln404_1_fu_2335_p2;
        lshr_ln404_1_reg_4041 <= {{add_ln395_1_fu_2329_p2[13:2]}};
        mul_ln369_1_reg_4031 <= mul_ln369_1_fu_2302_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln404_2_reg_4156 <= add_ln404_2_fu_2619_p2;
        lshr_ln404_2_reg_4161 <= {{add_ln395_2_fu_2613_p2[13:2]}};
        mul_ln369_2_reg_4151 <= mul_ln369_2_fu_2586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln404_reg_3895 <= add_ln404_fu_2042_p2;
        lshr_ln4_reg_3900 <= {{add_ln395_fu_2036_p2[13:2]}};
        mul_ln369_reg_3890 <= mul_ln369_fu_2009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state80) & (32'd5 == OP_read_reg_3651))) begin
        add_ln80_1_reg_4738[41 : 6] <= add_ln80_1_fu_3645_p2[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) & (32'd5 == OP_read_reg_3651))) begin
        add_ln80_reg_4728[41 : 6] <= add_ln80_fu_3632_p2[41 : 6];
        sext_ln80_reg_4723[41 : 6] <= sext_ln80_fu_3629_p1[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state80) & (32'd6 == OP_read_reg_3651))) begin
        add_ln99_1_reg_4733[41 : 6] <= add_ln99_1_fu_3639_p2[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state77) & (32'd6 == OP_read_reg_3651))) begin
        add_ln99_reg_4718[41 : 6] <= add_ln99_fu_3622_p2[41 : 6];
        sext_ln99_reg_4713[41 : 6] <= sext_ln99_fu_3619_p1[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln291_1_fu_2961_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        icmp_ln293_1_reg_4361 <= icmp_ln293_1_fu_2985_p2;
        j_11_reg_4355 <= j_11_fu_2979_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln291_2_fu_3251_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state58))) begin
        icmp_ln293_2_reg_4510 <= icmp_ln293_2_fu_3275_p2;
        j_16_reg_4504 <= j_16_fu_3269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln291_fu_2677_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        icmp_ln293_reg_4212 <= icmp_ln293_fu_2701_p2;
        j_5_reg_4206 <= j_5_fu_2695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln363_1_fu_2094_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        icmp_ln366_1_reg_3942 <= icmp_ln366_1_fu_2118_p2;
        select_ln363_7_reg_3954 <= select_ln363_7_fu_2150_p3;
        sub_ln363_4_reg_3947 <= sub_ln363_4_fu_2132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln363_2_fu_2393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        icmp_ln366_2_reg_4083 <= icmp_ln366_2_fu_2417_p2;
        select_ln363_11_reg_4095 <= select_ln363_11_fu_2449_p3;
        sub_ln363_5_reg_4088 <= sub_ln363_5_fu_2431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln363_fu_1801_p2 == 1'd0))) begin
        icmp_ln366_reg_3801 <= icmp_ln366_fu_1825_p2;
        select_ln363_2_reg_3813 <= select_ln363_2_fu_1857_p3;
        sub_ln363_3_reg_3806 <= sub_ln363_3_fu_1839_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        lshr_ln1_reg_4316 <= {{add_ln319_fu_2921_p2[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        lshr_ln327_1_reg_4465 <= {{add_ln319_1_fu_3205_p2[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        lshr_ln327_2_reg_4593 <= {{add_ln319_2_fu_3480_p2[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        mul_ln296_1_reg_4439 <= mul_ln296_1_fu_3124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        mul_ln296_2_reg_4567 <= mul_ln296_2_fu_3399_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        mul_ln296_reg_4290 <= mul_ln296_fu_2840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((32'd0 == OP_read_read_fu_456_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        sub_ln188_reg_3687[40 : 6] <= sub_ln188_fu_1580_p2[40 : 6];
        sub_ln189_reg_3693[40 : 6] <= sub_ln189_fu_1611_p2[40 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (32'd1 == OP_read_read_fu_456_p2))) begin
        sub_ln230_reg_3675[40 : 6] <= sub_ln230_fu_1518_p2[40 : 6];
        sub_ln231_reg_3681[40 : 6] <= sub_ln231_fu_1549_p2[40 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (32'd2 == OP_read_read_fu_456_p2))) begin
        sub_ln267_reg_3663[40 : 6] <= sub_ln267_fu_1456_p2[40 : 6];
        sub_ln268_reg_3669[40 : 6] <= sub_ln268_fu_1487_p2[40 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (32'd5 == OP_read_read_fu_456_p2))) begin
        sub_ln80_reg_3705[40 : 6] <= sub_ln80_fu_1673_p2[40 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (32'd6 == OP_read_read_fu_456_p2))) begin
        sub_ln99_reg_3699[40 : 6] <= sub_ln99_fu_1642_p2[40 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln363_7_reg_3954 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        trunc_ln395_2_reg_4026 <= trunc_ln395_2_fu_2278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln363_11_reg_4095 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        trunc_ln395_4_reg_4146 <= trunc_ln395_4_fu_2562_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (select_ln363_2_reg_3813 == 1'd1))) begin
        trunc_ln395_reg_3885 <= trunc_ln395_fu_1985_p1;
    end
end

always @ (*) begin
    if ((32'd5 == OP_read_reg_3651)) begin
        if ((1'b1 == ap_CS_fsm_state81)) begin
            DataInStream_TREADY_int_regslice = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataInStream_TREADY;
        end else if ((1'b1 == ap_CS_fsm_state78)) begin
            DataInStream_TREADY_int_regslice = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataInStream_TREADY;
        end else if ((1'b1 == ap_CS_fsm_state75)) begin
            DataInStream_TREADY_int_regslice = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataInStream_TREADY;
        end else begin
            DataInStream_TREADY_int_regslice = 1'b0;
        end
    end else begin
        DataInStream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((32'd6 == OP_read_reg_3651)) begin
        if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
            DataOutStream_TDATA_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TDATA;
        end else if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
            DataOutStream_TDATA_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TDATA;
        end else if (((1'b1 == ap_CS_fsm_state75) & (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID == 1'b1))) begin
            DataOutStream_TDATA_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TDATA;
        end else begin
            DataOutStream_TDATA_int_regslice = 'bx;
        end
    end else begin
        DataOutStream_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((32'd6 == OP_read_reg_3651)) begin
        if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
            DataOutStream_TKEEP_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TKEEP;
        end else if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
            DataOutStream_TKEEP_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TKEEP;
        end else if (((1'b1 == ap_CS_fsm_state75) & (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID == 1'b1))) begin
            DataOutStream_TKEEP_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TKEEP;
        end else begin
            DataOutStream_TKEEP_int_regslice = 'bx;
        end
    end else begin
        DataOutStream_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((32'd6 == OP_read_reg_3651)) begin
        if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
            DataOutStream_TLAST_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TLAST;
        end else if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
            DataOutStream_TLAST_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TLAST;
        end else if (((1'b1 == ap_CS_fsm_state75) & (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID == 1'b1))) begin
            DataOutStream_TLAST_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TLAST;
        end else begin
            DataOutStream_TLAST_int_regslice = 'bx;
        end
    end else begin
        DataOutStream_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((32'd6 == OP_read_reg_3651)) begin
        if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
            DataOutStream_TSTRB_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TSTRB;
        end else if (((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
            DataOutStream_TSTRB_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TSTRB;
        end else if (((1'b1 == ap_CS_fsm_state75) & (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID == 1'b1))) begin
            DataOutStream_TSTRB_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TSTRB;
        end else begin
            DataOutStream_TSTRB_int_regslice = 'bx;
        end
    end else begin
        DataOutStream_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((32'd6 == OP_read_reg_3651)) begin
        if ((1'b1 == ap_CS_fsm_state81)) begin
            DataOutStream_TVALID_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TVALID;
        end else if ((1'b1 == ap_CS_fsm_state78)) begin
            DataOutStream_TVALID_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TVALID;
        end else if ((1'b1 == ap_CS_fsm_state75)) begin
            DataOutStream_TVALID_int_regslice = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TVALID;
        end else begin
            DataOutStream_TVALID_int_regslice = 1'b0;
        end
    end else begin
        DataOutStream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address0;
    end else begin
        DataRAM_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_1_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_1_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_1_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_address1;
    end else begin
        DataRAM_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_1_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_1_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce0;
    end else begin
        DataRAM_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_1_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_1_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_1_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_ce1;
    end else begin
        DataRAM_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_d0;
    end else begin
        DataRAM_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_1_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_1_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_1_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_1_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_1_we0;
    end else begin
        DataRAM_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address0;
    end else begin
        DataRAM_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_2_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_2_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_2_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_address1;
    end else begin
        DataRAM_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_2_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_2_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce0;
    end else begin
        DataRAM_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_2_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_2_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_2_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_ce1;
    end else begin
        DataRAM_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_d0;
    end else begin
        DataRAM_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_2_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_2_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_2_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_2_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_2_we0;
    end else begin
        DataRAM_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address0;
    end else begin
        DataRAM_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_3_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_3_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_3_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_address1;
    end else begin
        DataRAM_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_3_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_3_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce0;
    end else begin
        DataRAM_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_3_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_3_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_3_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_ce1;
    end else begin
        DataRAM_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_d0;
    end else begin
        DataRAM_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_3_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_3_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_3_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_3_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_3_we0;
    end else begin
        DataRAM_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address0;
    end else begin
        DataRAM_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_4_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_4_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_4_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_address1;
    end else begin
        DataRAM_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_4_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_4_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce0;
    end else begin
        DataRAM_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_4_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_4_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_4_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_ce1;
    end else begin
        DataRAM_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_d0;
    end else begin
        DataRAM_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_4_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_4_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_4_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_4_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_4_we0;
    end else begin
        DataRAM_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address0;
    end else begin
        DataRAM_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_5_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_5_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_5_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_address1;
    end else begin
        DataRAM_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_5_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_5_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce0;
    end else begin
        DataRAM_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_5_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_5_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_5_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_ce1;
    end else begin
        DataRAM_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_d0;
    end else begin
        DataRAM_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_5_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_5_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_5_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_5_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_5_we0;
    end else begin
        DataRAM_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address0;
    end else begin
        DataRAM_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_6_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_6_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_6_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_address1;
    end else begin
        DataRAM_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_6_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_6_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce0;
    end else begin
        DataRAM_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_6_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_6_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_6_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_ce1;
    end else begin
        DataRAM_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_d0;
    end else begin
        DataRAM_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_6_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_6_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_6_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_6_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_6_we0;
    end else begin
        DataRAM_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address0;
    end else begin
        DataRAM_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_7_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_7_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_7_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_address1;
    end else begin
        DataRAM_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_7_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_7_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce0;
    end else begin
        DataRAM_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_7_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_7_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_7_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_ce1;
    end else begin
        DataRAM_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_d0;
    end else begin
        DataRAM_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_7_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_7_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_7_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_7_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_7_we0;
    end else begin
        DataRAM_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_address0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_address0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address0;
    end else begin
        DataRAM_address0 = 'bx;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_address1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_address1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_address1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_address1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_address1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_address1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_address1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_address1;
    end else begin
        DataRAM_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state81) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataRAM_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd6 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataRAM_ce0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_ce0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce0;
    end else begin
        DataRAM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_ce1;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_ce1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_ce1;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_ce1 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_ce1 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_ce1;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_ce1 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_ce1;
    end else begin
        DataRAM_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_d0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_d0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_d0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_d0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_d0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_d0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_d0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_d0;
    end else begin
        DataRAM_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_DataRAM_we0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_DataRAM_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state73))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_DataRAM_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_DataRAM_we0;
    end else if (((1'b1 == ap_CS_fsm_state73) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_DataRAM_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state71))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_DataRAM_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_DataRAM_we0;
    end else if (((1'b1 == ap_CS_fsm_state71) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_DataRAM_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_DataRAM_we0;
    end else if (((1'b1 == ap_CS_fsm_state75) & (32'd5 == OP_read_reg_3651))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_DataRAM_we0;
    end else if (((32'd0 == OP_read_reg_3651) & (1'b1 == ap_CS_fsm_state69))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_DataRAM_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd1 == OP_read_reg_3651))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_DataRAM_we0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (32'd2 == OP_read_reg_3651))) begin
        DataRAM_we0 = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_DataRAM_we0;
    end else begin
        DataRAM_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        INTTTWiddleRAM_0_1_address0 = zext_ln404_2_fu_2652_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        INTTTWiddleRAM_0_1_address0 = zext_ln404_1_fu_2368_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        INTTTWiddleRAM_0_1_address0 = zext_ln404_fu_2070_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_1_address0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_address0;
    end else begin
        INTTTWiddleRAM_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state31) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state9) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done == 1'b1)))) begin
        INTTTWiddleRAM_0_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_1_ce0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_ce0;
    end else begin
        INTTTWiddleRAM_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_1_we0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_1_we0;
    end else begin
        INTTTWiddleRAM_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        INTTTWiddleRAM_0_2_address0 = zext_ln404_2_fu_2652_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        INTTTWiddleRAM_0_2_address0 = zext_ln404_1_fu_2368_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        INTTTWiddleRAM_0_2_address0 = zext_ln404_fu_2070_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_2_address0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_address0;
    end else begin
        INTTTWiddleRAM_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state31) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state9) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done == 1'b1)))) begin
        INTTTWiddleRAM_0_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_2_ce0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_ce0;
    end else begin
        INTTTWiddleRAM_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_2_we0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_2_we0;
    end else begin
        INTTTWiddleRAM_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        INTTTWiddleRAM_0_3_address0 = zext_ln404_2_fu_2652_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        INTTTWiddleRAM_0_3_address0 = zext_ln404_1_fu_2368_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        INTTTWiddleRAM_0_3_address0 = zext_ln404_fu_2070_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_3_address0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_address0;
    end else begin
        INTTTWiddleRAM_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state31) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state9) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done == 1'b1)))) begin
        INTTTWiddleRAM_0_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_3_ce0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_ce0;
    end else begin
        INTTTWiddleRAM_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_3_we0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_3_we0;
    end else begin
        INTTTWiddleRAM_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        INTTTWiddleRAM_0_address0 = zext_ln404_2_fu_2652_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        INTTTWiddleRAM_0_address0 = zext_ln404_1_fu_2368_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        INTTTWiddleRAM_0_address0 = zext_ln404_fu_2070_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_address0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_address0;
    end else begin
        INTTTWiddleRAM_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state31) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state9) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done == 1'b1)))) begin
        INTTTWiddleRAM_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_ce0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_ce0;
    end else begin
        INTTTWiddleRAM_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        INTTTWiddleRAM_0_we0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_INTTTWiddleRAM_0_we0;
    end else begin
        INTTTWiddleRAM_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        InputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        InputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        InputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        InputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        InputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        InputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        InputIndex_address0 = grp_generate_input_index_fu_853_output_indices_address0;
    end else begin
        InputIndex_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        InputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_InputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        InputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_InputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        InputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_InputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        InputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_InputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        InputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_InputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        InputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_InputIndex_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        InputIndex_ce0 = grp_generate_input_index_fu_853_output_indices_ce0;
    end else begin
        InputIndex_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        InputIndex_ce1 = grp_generate_input_index_fu_853_output_indices_ce1;
    end else begin
        InputIndex_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        InputIndex_we0 = grp_generate_input_index_fu_853_output_indices_we0;
    end else begin
        InputIndex_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        InputIndex_we1 = grp_generate_input_index_fu_853_output_indices_we1;
    end else begin
        InputIndex_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_address0;
    end else begin
        NTTData_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_ce0;
    end else begin
        NTTData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_d0;
    end else begin
        NTTData_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_1_we0;
    end else begin
        NTTData_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_address0;
    end else begin
        NTTData_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_ce0;
    end else begin
        NTTData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_d0;
    end else begin
        NTTData_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_2_we0;
    end else begin
        NTTData_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_address0;
    end else begin
        NTTData_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_ce0;
    end else begin
        NTTData_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_d0;
    end else begin
        NTTData_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_3_we0;
    end else begin
        NTTData_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_address0;
    end else begin
        NTTData_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_NTTData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_ce0;
    end else begin
        NTTData_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_d0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_d0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_d0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_d0;
    end else begin
        NTTData_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        NTTData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_NTTData_we0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        NTTData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_NTTData_we0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        NTTData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_NTTData_we0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        NTTData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_NTTData_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        NTTData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_NTTData_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        NTTData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_NTTData_we0;
    end else begin
        NTTData_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        NTTTWiddleRAM_0_1_address0 = zext_ln327_2_fu_3501_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        NTTTWiddleRAM_0_1_address0 = zext_ln327_1_fu_3226_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        NTTTWiddleRAM_0_1_address0 = zext_ln327_fu_2937_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_1_address0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_address0;
    end else begin
        NTTTWiddleRAM_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53)) | ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42)))) begin
        NTTTWiddleRAM_0_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_1_ce0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_ce0;
    end else begin
        NTTTWiddleRAM_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_1_we0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_1_we0;
    end else begin
        NTTTWiddleRAM_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        NTTTWiddleRAM_0_2_address0 = zext_ln327_2_fu_3501_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        NTTTWiddleRAM_0_2_address0 = zext_ln327_1_fu_3226_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        NTTTWiddleRAM_0_2_address0 = zext_ln327_fu_2937_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_2_address0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_address0;
    end else begin
        NTTTWiddleRAM_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53)) | ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42)))) begin
        NTTTWiddleRAM_0_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_2_ce0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_ce0;
    end else begin
        NTTTWiddleRAM_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_2_we0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_2_we0;
    end else begin
        NTTTWiddleRAM_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        NTTTWiddleRAM_0_3_address0 = zext_ln327_2_fu_3501_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        NTTTWiddleRAM_0_3_address0 = zext_ln327_1_fu_3226_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        NTTTWiddleRAM_0_3_address0 = zext_ln327_fu_2937_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_3_address0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_address0;
    end else begin
        NTTTWiddleRAM_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53)) | ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42)))) begin
        NTTTWiddleRAM_0_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_3_ce0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_ce0;
    end else begin
        NTTTWiddleRAM_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_3_we0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_3_we0;
    end else begin
        NTTTWiddleRAM_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        NTTTWiddleRAM_0_address0 = zext_ln327_2_fu_3501_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        NTTTWiddleRAM_0_address0 = zext_ln327_1_fu_3226_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        NTTTWiddleRAM_0_address0 = zext_ln327_fu_2937_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_address0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_address0;
    end else begin
        NTTTWiddleRAM_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53)) | ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42)))) begin
        NTTTWiddleRAM_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_ce0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_ce0;
    end else begin
        NTTTWiddleRAM_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        NTTTWiddleRAM_0_we0 = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_NTTTWiddleRAM_0_we0;
    end else begin
        NTTTWiddleRAM_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        OutputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        OutputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        OutputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        OutputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        OutputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        OutputIndex_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_address0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        OutputIndex_address0 = grp_generate_output_index_fu_860_output_indices_address0;
    end else begin
        OutputIndex_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        OutputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_OutputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        OutputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_OutputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        OutputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_OutputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        OutputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_OutputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        OutputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_OutputIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        OutputIndex_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_OutputIndex_ce0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        OutputIndex_ce0 = grp_generate_output_index_fu_860_output_indices_ce0;
    end else begin
        OutputIndex_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        OutputIndex_ce1 = grp_generate_output_index_fu_860_output_indices_ce1;
    end else begin
        OutputIndex_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        OutputIndex_we0 = grp_generate_output_index_fu_860_output_indices_we0;
    end else begin
        OutputIndex_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state7))) begin
        OutputIndex_we1 = grp_generate_output_index_fu_860_output_indices_we1;
    end else begin
        OutputIndex_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_address0;
    end else begin
        PermuteData_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_ce0;
    end else begin
        PermuteData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_1_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_d0;
    end else begin
        PermuteData_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_1_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_1_we0;
    end else begin
        PermuteData_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_address0;
    end else begin
        PermuteData_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_ce0;
    end else begin
        PermuteData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_2_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_d0;
    end else begin
        PermuteData_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_2_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_2_we0;
    end else begin
        PermuteData_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_address0;
    end else begin
        PermuteData_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_ce0;
    end else begin
        PermuteData_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_3_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_d0;
    end else begin
        PermuteData_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_3_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_3_we0;
    end else begin
        PermuteData_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_address0;
    end else begin
        PermuteData_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_PermuteData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_ce0;
    end else begin
        PermuteData_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_d0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_d0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_d0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_d0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_d0;
    end else begin
        PermuteData_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        PermuteData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_PermuteData_we0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        PermuteData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_PermuteData_we0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        PermuteData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_PermuteData_we0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        PermuteData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_PermuteData_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        PermuteData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_PermuteData_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        PermuteData_we0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_PermuteData_we0;
    end else begin
        PermuteData_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadAddr_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_address0;
    end else begin
        ReadAddr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ReadAddr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadAddr_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_ce0;
    end else begin
        ReadAddr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadAddr_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_d0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadAddr_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_d0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadAddr_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_d0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadAddr_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_d0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadAddr_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadAddr_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_d0;
    end else begin
        ReadAddr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadAddr_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadAddr_we0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadAddr_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadAddr_we0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadAddr_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadAddr_we0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadAddr_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadAddr_we0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadAddr_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadAddr_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadAddr_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadAddr_we0;
    end else begin
        ReadAddr_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_1_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_address0;
    end else begin
        ReadData_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_1_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_ce0;
    end else begin
        ReadData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_1_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_1_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_1_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_1_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_1_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_1_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_d0;
    end else begin
        ReadData_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_1_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_1_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_1_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_1_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_1_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_1_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_1_we0;
    end else begin
        ReadData_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_2_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_address0;
    end else begin
        ReadData_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_2_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_ce0;
    end else begin
        ReadData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_2_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_2_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_2_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_2_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_2_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_2_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_d0;
    end else begin
        ReadData_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_2_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_2_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_2_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_2_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_2_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_2_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_2_we0;
    end else begin
        ReadData_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_3_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_address0;
    end else begin
        ReadData_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_3_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_ce0;
    end else begin
        ReadData_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_3_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_3_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_3_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_3_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_3_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_3_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_d0;
    end else begin
        ReadData_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_3_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_3_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_3_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_3_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_3_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_3_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_3_we0;
    end else begin
        ReadData_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_address0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_address0;
    end else begin
        ReadData_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ReadData_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_ce0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_ce0;
    end else begin
        ReadData_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_d0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_d0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_d0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_d0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_d0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_d0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_d0;
    end else begin
        ReadData_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ReadData_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ReadData_we0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ReadData_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ReadData_we0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ReadData_we0 = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ReadData_we0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ReadData_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ReadData_we0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ReadData_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ReadData_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ReadData_we0 = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ReadData_we0;
    end else begin
        ReadData_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state18_on_subcall_done)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state29_on_subcall_done)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state40_on_subcall_done)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done == 1'b0)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

assign ap_ST_fsm_state45_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done == 1'b0)) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state51_on_subcall_done)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done == 1'b0)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state62_on_subcall_done)) begin
        ap_ST_fsm_state62_blk = 1'b1;
    end else begin
        ap_ST_fsm_state62_blk = 1'b0;
    end
end

assign ap_ST_fsm_state63_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done == 1'b0)) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

assign ap_ST_fsm_state65_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done == 1'b0)) begin
        ap_ST_fsm_state66_blk = 1'b1;
    end else begin
        ap_ST_fsm_state66_blk = 1'b0;
    end
end

assign ap_ST_fsm_state67_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done == 1'b0)) begin
        ap_ST_fsm_state68_blk = 1'b1;
    end else begin
        ap_ST_fsm_state68_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state69_on_subcall_done)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state71_on_subcall_done)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state73_on_subcall_done)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state75_on_subcall_done)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state78_on_subcall_done)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state79_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state80_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state81_on_subcall_done)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_DataOutStream_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_DataOutStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state82))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_DataOutStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state82))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4743_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4743_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4743_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4743_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4743_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4743_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din4;
    end else begin
        grp_Configurable_PE_2_fu_4743_MOD_INDEX = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4743_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4743_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4743_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4743_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4743_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4743_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din1;
    end else begin
        grp_Configurable_PE_2_fu_4743_input1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4743_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4743_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4743_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4743_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4743_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4743_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din2;
    end else begin
        grp_Configurable_PE_2_fu_4743_input2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4743_op = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4743_op = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4743_op = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4743_op = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4743_op = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4743_op = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din5;
    end else begin
        grp_Configurable_PE_2_fu_4743_op = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4743_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4743_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4743_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4743_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4743_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4743_p_din3;
    end else begin
        grp_Configurable_PE_2_fu_4743_twiddle_factor_val2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4751_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4751_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4751_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4751_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4751_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4751_MOD_INDEX = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din4;
    end else begin
        grp_Configurable_PE_2_fu_4751_MOD_INDEX = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4751_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4751_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4751_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4751_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4751_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4751_input1_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din1;
    end else begin
        grp_Configurable_PE_2_fu_4751_input1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4751_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4751_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4751_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4751_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4751_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4751_input2_val = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din2;
    end else begin
        grp_Configurable_PE_2_fu_4751_input2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4751_op = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4751_op = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4751_op = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4751_op = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4751_op = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4751_op = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din5;
    end else begin
        grp_Configurable_PE_2_fu_4751_op = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_grp_Configurable_PE_2_fu_4751_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_grp_Configurable_PE_2_fu_4751_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_grp_Configurable_PE_2_fu_4751_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_grp_Configurable_PE_2_fu_4751_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_grp_Configurable_PE_2_fu_4751_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_grp_Configurable_PE_2_fu_4751_p_din3;
    end else begin
        grp_Configurable_PE_2_fu_4751_twiddle_factor_val2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4759_MOD_INDEX = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4759_MOD_INDEX = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4759_MOD_INDEX = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din3;
    end else begin
        grp_Configurable_PE_fu_4759_MOD_INDEX = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4759_input1_val = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4759_input1_val = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4759_input1_val = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din1;
    end else begin
        grp_Configurable_PE_fu_4759_input1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4759_input2_val = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4759_input2_val = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4759_input2_val = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din2;
    end else begin
        grp_Configurable_PE_fu_4759_input2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4759_op = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_grp_Configurable_PE_fu_4759_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4759_op = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_grp_Configurable_PE_fu_4759_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4759_op = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_grp_Configurable_PE_fu_4759_p_din4;
    end else begin
        grp_Configurable_PE_fu_4759_op = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4766_MOD_INDEX = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4766_MOD_INDEX = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4766_MOD_INDEX = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din3;
    end else begin
        grp_Configurable_PE_fu_4766_MOD_INDEX = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4766_input1_val = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4766_input1_val = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4766_input1_val = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din1;
    end else begin
        grp_Configurable_PE_fu_4766_input1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4766_input2_val = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4766_input2_val = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4766_input2_val = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din2;
    end else begin
        grp_Configurable_PE_fu_4766_input2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4766_op = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_grp_Configurable_PE_fu_4766_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4766_op = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_grp_Configurable_PE_fu_4766_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4766_op = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_grp_Configurable_PE_fu_4766_p_din4;
    end else begin
        grp_Configurable_PE_fu_4766_op = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4773_MOD_INDEX = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4773_MOD_INDEX = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4773_MOD_INDEX = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din3;
    end else begin
        grp_Configurable_PE_fu_4773_MOD_INDEX = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4773_input1_val = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4773_input1_val = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4773_input1_val = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din1;
    end else begin
        grp_Configurable_PE_fu_4773_input1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4773_input2_val = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4773_input2_val = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4773_input2_val = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din2;
    end else begin
        grp_Configurable_PE_fu_4773_input2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_Configurable_PE_fu_4773_op = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_grp_Configurable_PE_fu_4773_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_Configurable_PE_fu_4773_op = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_grp_Configurable_PE_fu_4773_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_Configurable_PE_fu_4773_op = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_grp_Configurable_PE_fu_4773_p_din4;
    end else begin
        grp_Configurable_PE_fu_4773_op = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_generate_input_index_fu_853_address = trunc_ln293_2_reg_4553;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_generate_input_index_fu_853_address = trunc_ln293_1_reg_4425;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_generate_input_index_fu_853_address = trunc_ln293_reg_4276;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_generate_input_index_fu_853_address = trunc_ln366_2_reg_4133;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_generate_input_index_fu_853_address = trunc_ln366_1_reg_4013;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_generate_input_index_fu_853_address = trunc_ln366_reg_3872;
    end else begin
        grp_generate_input_index_fu_853_address = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_generate_input_index_fu_853_stage = select_ln291_13_reg_4536;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_generate_input_index_fu_853_stage = select_ln291_8_reg_4408;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_generate_input_index_fu_853_stage = select_ln291_3_reg_4259;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_generate_input_index_fu_853_stage = add_ln363_11_reg_4107;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_generate_input_index_fu_853_stage = add_ln363_9_reg_3987;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_generate_input_index_fu_853_stage = add_ln363_5_reg_3846;
    end else begin
        grp_generate_input_index_fu_853_stage = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_generate_output_index_fu_860_address = trunc_ln293_2_reg_4553;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_generate_output_index_fu_860_address = trunc_ln293_1_reg_4425;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_generate_output_index_fu_860_address = trunc_ln293_reg_4276;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_generate_output_index_fu_860_address = trunc_ln366_2_reg_4133;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_generate_output_index_fu_860_address = trunc_ln366_1_reg_4013;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_generate_output_index_fu_860_address = trunc_ln366_reg_3872;
    end else begin
        grp_generate_output_index_fu_860_address = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_generate_output_index_fu_860_stage = select_ln291_13_reg_4536;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_generate_output_index_fu_860_stage = select_ln291_8_reg_4408;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_generate_output_index_fu_860_stage = select_ln291_3_reg_4259;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_generate_output_index_fu_860_stage = add_ln363_11_reg_4107;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_generate_output_index_fu_860_stage = add_ln363_9_reg_3987;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_generate_output_index_fu_860_stage = add_ln363_5_reg_3846;
    end else begin
        grp_generate_output_index_fu_860_stage = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(32'd3 == OP_read_read_fu_456_p2) & ~(32'd4 == OP_read_read_fu_456_p2) & ~(32'd7 == OP_read_read_fu_456_p2) & ~(32'd5 == OP_read_read_fu_456_p2) & ~(32'd6 == OP_read_read_fu_456_p2) & ~(32'd0 == OP_read_read_fu_456_p2) & ~(32'd1 == OP_read_read_fu_456_p2) & ~(32'd2 == OP_read_read_fu_456_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((32'd5 == OP_read_read_fu_456_p2) | (32'd6 == OP_read_read_fu_456_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else if (((ap_start == 1'b1) & (32'd7 == OP_read_read_fu_456_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((32'd0 == OP_read_read_fu_456_p2) | ((32'd1 == OP_read_read_fu_456_p2) | (32'd2 == OP_read_read_fu_456_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((32'd3 == OP_read_read_fu_456_p2) | (32'd4 == OP_read_read_fu_456_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (32'd3 == OP_read_reg_3651))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln363_fu_1801_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln363_1_fu_2094_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b0 == ap_block_state18_on_subcall_done) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln363_2_fu_2393_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b0 == ap_block_state29_on_subcall_done) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & (grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((icmp_ln291_fu_2677_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b0 == ap_block_state40_on_subcall_done) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((icmp_ln291_1_fu_2961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((1'b0 == ap_block_state51_on_subcall_done) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((icmp_ln291_2_fu_3251_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((1'b0 == ap_block_state62_on_subcall_done) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((1'b0 == ap_block_state69_on_subcall_done) & (1'b1 == ap_CS_fsm_state69) & ((32'd0 == OP_read_reg_3651) | ((32'd1 == OP_read_reg_3651) | (32'd2 == OP_read_reg_3651))))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71) & ((32'd0 == OP_read_reg_3651) | ((32'd1 == OP_read_reg_3651) | (32'd2 == OP_read_reg_3651))))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((1'b0 == ap_block_state73_on_subcall_done) & (1'b1 == ap_CS_fsm_state73) & ((32'd0 == OP_read_reg_3651) | ((32'd1 == OP_read_reg_3651) | (32'd2 == OP_read_reg_3651))))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((1'b1 == ap_CS_fsm_state74) & (grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((1'b0 == ap_block_state75_on_subcall_done) & (1'b1 == ap_CS_fsm_state75) & ((32'd5 == OP_read_reg_3651) | (32'd6 == OP_read_reg_3651)))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((1'b0 == ap_block_state78_on_subcall_done) & (1'b1 == ap_CS_fsm_state78) & ((32'd5 == OP_read_reg_3651) | (32'd6 == OP_read_reg_3651)))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            if (((1'b0 == ap_block_state81_on_subcall_done) & (1'b1 == ap_CS_fsm_state81) & ((32'd5 == OP_read_reg_3651) | (32'd6 == OP_read_reg_3651)))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((regslice_both_DataOutStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataInStream_TREADY = regslice_both_DataInStream_V_data_V_U_ack_in;

assign DataOutStream_TVALID = regslice_both_DataOutStream_V_data_V_U_vld_out;

assign OP_read_read_fu_456_p2 = OP;

assign add_ln188_1_fu_3607_p2 = ($signed(sext_ln188_reg_4663) + $signed(42'd128));

assign add_ln188_fu_3566_p2 = ($signed(sext_ln188_fu_3563_p1) + $signed(42'd64));

assign add_ln189_1_fu_3613_p2 = ($signed(sext_ln189_reg_4673) + $signed(42'd128));

assign add_ln189_fu_3576_p2 = ($signed(sext_ln189_fu_3573_p1) + $signed(42'd64));

assign add_ln230_1_fu_3595_p2 = ($signed(sext_ln230_reg_4643) + $signed(42'd128));

assign add_ln230_fu_3546_p2 = ($signed(sext_ln230_fu_3543_p1) + $signed(42'd64));

assign add_ln231_1_fu_3601_p2 = ($signed(sext_ln231_reg_4653) + $signed(42'd128));

assign add_ln231_fu_3556_p2 = ($signed(sext_ln231_fu_3553_p1) + $signed(42'd64));

assign add_ln267_1_fu_3583_p2 = ($signed(sext_ln267_reg_4623) + $signed(42'd128));

assign add_ln267_fu_3526_p2 = ($signed(sext_ln267_fu_3523_p1) + $signed(42'd64));

assign add_ln268_1_fu_3589_p2 = ($signed(sext_ln268_reg_4633) + $signed(42'd128));

assign add_ln268_fu_3536_p2 = ($signed(sext_ln268_fu_3533_p1) + $signed(42'd64));

assign add_ln291_1_fu_2683_p2 = (indvar_flatten41_fu_404 + 10'd1);

assign add_ln291_2_fu_3072_p2 = (j_4_fu_436 + select_ln291_9_fu_3065_p3);

assign add_ln291_4_fu_3347_p2 = (j_10_fu_448 + select_ln291_14_fu_3340_p3);

assign add_ln291_5_fu_2967_p2 = (indvar_flatten128_fu_440 + 10'd1);

assign add_ln291_7_fu_3257_p2 = (indvar_flatten138_fu_452 + 10'd1);

assign add_ln291_fu_2788_p2 = (j_fu_400 + select_ln291_4_fu_2781_p3);

assign add_ln293_1_fu_3105_p2 = (select_ln291_5_fu_3011_p3 + 7'd1);

assign add_ln293_2_fu_3380_p2 = (select_ln291_10_fu_3286_p3 + 7'd1);

assign add_ln293_3_fu_2867_p2 = (trunc_ln302_fu_2861_p1 + zext_ln302_fu_2864_p1);

assign add_ln293_4_fu_3151_p2 = (trunc_ln302_1_fu_3145_p1 + zext_ln302_1_fu_3148_p1);

assign add_ln293_5_fu_3426_p2 = (trunc_ln302_2_fu_3420_p1 + zext_ln302_2_fu_3423_p1);

assign add_ln293_fu_2821_p2 = (select_ln291_fu_2727_p3 + 7'd1);

assign add_ln302_1_fu_1777_p2 = ($signed(sext_ln302_fu_1767_p1) + $signed(42'd128));

assign add_ln302_fu_1771_p2 = ($signed(sext_ln302_fu_1767_p1) + $signed(42'd64));

assign add_ln319_1_fu_3205_p2 = (add_ln319_5_fu_3200_p2 + zext_ln291_4_fu_3197_p1);

assign add_ln319_2_fu_3480_p2 = (add_ln319_7_fu_3475_p2 + zext_ln291_7_fu_3472_p1);

assign add_ln319_3_fu_2916_p2 = ($signed(select_ln319_reg_4306) + $signed(14'd16383));

assign add_ln319_4_fu_2901_p2 = ($signed(trunc_ln319_1_fu_2897_p1) + $signed(2'd3));

assign add_ln319_5_fu_3200_p2 = ($signed(select_ln319_1_reg_4455) + $signed(14'd16383));

assign add_ln319_6_fu_3185_p2 = ($signed(trunc_ln319_3_fu_3181_p1) + $signed(2'd3));

assign add_ln319_7_fu_3475_p2 = ($signed(select_ln319_2_reg_4583) + $signed(14'd16383));

assign add_ln319_8_fu_3460_p2 = ($signed(trunc_ln319_5_fu_3456_p1) + $signed(2'd3));

assign add_ln319_fu_2921_p2 = (add_ln319_3_fu_2916_p2 + zext_ln291_1_fu_2913_p1);

assign add_ln327_1_fu_3191_p2 = (add_ln319_6_fu_3185_p2 + trunc_ln291_5_fu_3141_p1);

assign add_ln327_2_fu_3466_p2 = (add_ln319_8_fu_3460_p2 + trunc_ln291_8_fu_3416_p1);

assign add_ln327_3_fu_3221_p2 = (lshr_ln327_1_reg_4465 + 12'd1024);

assign add_ln327_fu_2907_p2 = (add_ln319_4_fu_2901_p2 + trunc_ln291_2_fu_2857_p1);

assign add_ln363_11_fu_2481_p2 = ($signed(sub_ln363_5_reg_4088) + $signed(4'd15));

assign add_ln363_1_fu_1807_p2 = (indvar_flatten48_fu_392 + 10'd1);

assign add_ln363_2_fu_2241_p2 = ($signed(sub_ln363_4_reg_3947) + $signed(4'd9));

assign add_ln363_4_fu_2525_p2 = ($signed(sub_ln363_5_reg_4088) + $signed(4'd9));

assign add_ln363_5_fu_1904_p2 = ($signed(sub_ln363_3_reg_3806) + $signed(4'd15));

assign add_ln363_6_fu_2100_p2 = (indvar_flatten145_fu_416 + 10'd1);

assign add_ln363_7_fu_2399_p2 = (indvar_flatten152_fu_428 + 10'd1);

assign add_ln363_9_fu_2197_p2 = ($signed(sub_ln363_4_reg_3947) + $signed(4'd15));

assign add_ln363_fu_1948_p2 = ($signed(sub_ln363_3_reg_3806) + $signed(4'd9));

assign add_ln366_2_fu_2356_p2 = (trunc_ln372_1_fu_2350_p1 + zext_ln372_3_fu_2353_p1);

assign add_ln366_4_fu_2640_p2 = (trunc_ln372_2_fu_2634_p1 + zext_ln372_4_fu_2637_p1);

assign add_ln366_fu_2063_p2 = (trunc_ln372_fu_2057_p1 + zext_ln372_2_fu_2060_p1);

assign add_ln375_1_fu_1718_p2 = ($signed(sext_ln375_fu_1708_p1) + $signed(42'd128));

assign add_ln375_fu_1712_p2 = ($signed(sext_ln375_fu_1708_p1) + $signed(42'd64));

assign add_ln395_1_fu_2329_p2 = (add_ln395_5_fu_2317_p2 + zext_ln363_3_fu_2293_p1);

assign add_ln395_2_fu_2613_p2 = (add_ln395_7_fu_2601_p2 + zext_ln363_5_fu_2577_p1);

assign add_ln395_3_fu_2024_p2 = ($signed(select_ln395_fu_2014_p3) + $signed(14'd16383));

assign add_ln395_4_fu_2030_p2 = ($signed(trunc_ln395_1_fu_2020_p1) + $signed(2'd3));

assign add_ln395_5_fu_2317_p2 = ($signed(select_ln395_1_fu_2307_p3) + $signed(14'd16383));

assign add_ln395_6_fu_2323_p2 = ($signed(trunc_ln395_3_fu_2313_p1) + $signed(2'd3));

assign add_ln395_7_fu_2601_p2 = ($signed(select_ln395_2_fu_2591_p3) + $signed(14'd16383));

assign add_ln395_8_fu_2607_p2 = ($signed(trunc_ln395_5_fu_2597_p1) + $signed(2'd3));

assign add_ln395_fu_2036_p2 = (add_ln395_3_fu_2024_p2 + zext_ln363_1_fu_2000_p1);

assign add_ln404_1_fu_2335_p2 = (add_ln395_6_fu_2323_p2 + trunc_ln363_5_reg_4008);

assign add_ln404_2_fu_2619_p2 = (add_ln395_8_fu_2607_p2 + trunc_ln363_8_reg_4128);

assign add_ln404_3_fu_2363_p2 = (lshr_ln404_1_reg_4041 + 12'd1024);

assign add_ln404_fu_2042_p2 = (add_ln395_4_fu_2030_p2 + trunc_ln363_2_reg_3867);

assign add_ln80_1_fu_3645_p2 = ($signed(sext_ln80_reg_4723) + $signed(42'd128));

assign add_ln80_fu_3632_p2 = ($signed(sext_ln80_fu_3629_p1) + $signed(42'd64));

assign add_ln99_1_fu_3639_p2 = ($signed(sext_ln99_reg_4713) + $signed(42'd128));

assign add_ln99_fu_3622_p2 = ($signed(sext_ln99_fu_3619_p1) + $signed(42'd64));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state18_on_subcall_done = ((grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_done == 1'b0) | (grp_generate_output_index_fu_860_ap_done == 1'b0) | (grp_generate_input_index_fu_853_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state29_on_subcall_done = ((grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_done == 1'b0) | (grp_generate_output_index_fu_860_ap_done == 1'b0) | (grp_generate_input_index_fu_853_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state40_on_subcall_done = ((grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_done == 1'b0) | (grp_generate_output_index_fu_860_ap_done == 1'b0) | (grp_generate_input_index_fu_853_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state51_on_subcall_done = ((grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_done == 1'b0) | (grp_generate_output_index_fu_860_ap_done == 1'b0) | (grp_generate_input_index_fu_853_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state62_on_subcall_done = ((grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_done == 1'b0) | (grp_generate_output_index_fu_860_ap_done == 1'b0) | (grp_generate_input_index_fu_853_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state69_on_subcall_done = (((32'd0 == OP_read_reg_3651) & (grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_done == 1'b0)) | ((32'd1 == OP_read_reg_3651) & (grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_done == 1'b0)) | ((32'd2 == OP_read_reg_3651) & (grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state71_on_subcall_done = (((32'd0 == OP_read_reg_3651) & (grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_done == 1'b0)) | ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_done == 1'b0) & (32'd1 == OP_read_reg_3651)) | ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_done == 1'b0) & (32'd2 == OP_read_reg_3651)));
end

always @ (*) begin
    ap_block_state73_on_subcall_done = (((32'd0 == OP_read_reg_3651) & (grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_done == 1'b0)) | ((grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_done == 1'b0) & (32'd1 == OP_read_reg_3651)) | ((grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_done == 1'b0) & (32'd2 == OP_read_reg_3651)));
end

always @ (*) begin
    ap_block_state75_on_subcall_done = (((32'd5 == OP_read_reg_3651) & (grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_done == 1'b0)) | ((32'd6 == OP_read_reg_3651) & (grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state78_on_subcall_done = (((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_done == 1'b0) & (32'd5 == OP_read_reg_3651)) | ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_done == 1'b0) & (32'd6 == OP_read_reg_3651)));
end

always @ (*) begin
    ap_block_state7_on_subcall_done = ((grp_generate_output_index_fu_860_ap_done == 1'b0) | (grp_generate_input_index_fu_853_ap_done == 1'b0) | (grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state81_on_subcall_done = (((grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_done == 1'b0) & (32'd5 == OP_read_reg_3651)) | ((grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_done == 1'b0) & (32'd6 == OP_read_reg_3651)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cmp54046_fu_2738_p2 = ((j_fu_400 < 4'd6) ? 1'b1 : 1'b0);

assign cmp540_181_fu_3022_p2 = ((j_4_fu_436 < 4'd6) ? 1'b1 : 1'b0);

assign cmp540_1_mid1_fu_3017_p2 = ((j_11_reg_4355 < 4'd6) ? 1'b1 : 1'b0);

assign cmp540_287_fu_3297_p2 = ((j_10_fu_448 < 4'd6) ? 1'b1 : 1'b0);

assign cmp540_2_mid1_fu_3292_p2 = ((j_16_reg_4504 < 4'd6) ? 1'b1 : 1'b0);

assign cmp540_mid1_fu_2733_p2 = ((j_5_reg_4206 < 4'd6) ? 1'b1 : 1'b0);

assign cmp74852_fu_1851_p2 = ((j_1_fu_388 < 4'd6) ? 1'b1 : 1'b0);

assign cmp748_193_fu_2144_p2 = ((j_6_fu_412 < 4'd6) ? 1'b1 : 1'b0);

assign cmp748_1_mid1_fu_2138_p2 = ((j_13_fu_2112_p2 < 4'd6) ? 1'b1 : 1'b0);

assign cmp748_2100_fu_2443_p2 = ((j_12_fu_424 < 4'd6) ? 1'b1 : 1'b0);

assign cmp748_2_mid1_fu_2437_p2 = ((j_17_fu_2411_p2 < 4'd6) ? 1'b1 : 1'b0);

assign cmp748_mid1_fu_1845_p2 = ((j_7_fu_1819_p2 < 4'd6) ? 1'b1 : 1'b0);

assign grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start = grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914_ap_start_reg;

assign grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start = grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984_ap_start_reg;

assign grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start = grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830_ap_start_reg;

assign grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start = grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124_ap_start_reg;

assign grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start = grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194_ap_start_reg;

assign grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start = grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054_ap_start_reg;

assign grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292_ap_start_reg;

assign grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334_ap_start_reg;

assign grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start = grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726_ap_start_reg;

assign grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306_ap_start_reg;

assign grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264_ap_start_reg;

assign grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start = grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682_ap_start_reg;

assign grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278_ap_start_reg;

assign grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320_ap_start_reg;

assign grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start = grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704_ap_start_reg;

assign grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_DataOutStream_TREADY = (ap_CS_fsm_state78 & DataOutStream_TREADY_int_regslice);

assign grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348_ap_start_reg;

assign grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_DataOutStream_TREADY = (ap_CS_fsm_state81 & DataOutStream_TREADY_int_regslice);

assign grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390_ap_start_reg;

assign grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_DataOutStream_TREADY = (ap_CS_fsm_state75 & DataOutStream_TREADY_int_regslice);

assign grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start = grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033_ap_start_reg;

assign grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start = grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893_ap_start_reg;

assign grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369_ap_start_reg;

assign grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411_ap_start_reg;

assign grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start = grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801_ap_start_reg;

assign grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start = grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748_ap_start_reg;

assign grp_generate_input_index_fu_853_ap_start = grp_generate_input_index_fu_853_ap_start_reg;

assign grp_generate_output_index_fu_860_ap_start = grp_generate_output_index_fu_860_ap_start_reg;

assign icmp_ln291_1_fu_2961_p2 = ((indvar_flatten128_fu_440 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln291_2_fu_3251_p2 = ((indvar_flatten138_fu_452 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln291_fu_2677_p2 = ((indvar_flatten41_fu_404 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln293_1_fu_2985_p2 = ((k_2_fu_432 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln293_2_fu_3275_p2 = ((k_5_fu_444 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_2701_p2 = ((k_fu_396 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln363_1_fu_2094_p2 = ((indvar_flatten145_fu_416 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln363_2_fu_2393_p2 = ((indvar_flatten152_fu_428 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln363_fu_1801_p2 = ((indvar_flatten48_fu_392 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln366_1_fu_2118_p2 = ((k_3_fu_408 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln366_2_fu_2417_p2 = ((k_6_fu_420 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln366_fu_1825_p2 = ((k_1_fu_384 == 7'd64) ? 1'b1 : 1'b0);

assign j_11_fu_2979_p2 = (j_4_fu_436 + 4'd1);

assign j_13_fu_2112_p2 = (j_6_fu_412 + 4'd1);

assign j_16_fu_3269_p2 = (j_10_fu_448 + 4'd1);

assign j_17_fu_2411_p2 = (j_12_fu_424 + 4'd1);

assign j_5_fu_2695_p2 = (j_fu_400 + 4'd1);

assign j_7_fu_1819_p2 = (j_1_fu_388 + 4'd1);

assign k_13_cast_cast_fu_3158_p1 = trunc_ln293_1_reg_4425;

assign k_20_cast_cast_fu_3433_p1 = trunc_ln293_2_reg_4553;

assign k_4_fu_1989_p2 = (select_ln363_fu_1898_p3 + 7'd1);

assign k_6_cast_cast_fu_2874_p1 = trunc_ln293_reg_4276;

assign k_7_fu_2282_p2 = (select_ln363_5_fu_2191_p3 + 7'd1);

assign k_8_fu_2566_p2 = (select_ln363_9_fu_2475_p3 + 7'd1);

assign lshr_ln291_1_fu_3081_p2 = 13'd64 >> zext_ln291_5_fu_3077_p1;

assign lshr_ln291_2_fu_3356_p2 = 13'd64 >> zext_ln291_8_fu_3352_p1;

assign lshr_ln291_fu_2797_p2 = 13'd64 >> zext_ln291_2_fu_2793_p1;

assign lshr_ln363_1_fu_2225_p2 = 12'd64 >> zext_ln363_2_fu_2221_p1;

assign lshr_ln363_2_fu_2509_p2 = 12'd64 >> zext_ln363_4_fu_2505_p1;

assign lshr_ln363_fu_1932_p2 = 12'd64 >> zext_ln363_fu_1928_p1;

assign mul820_1_fu_2272_p2 = zext_ln366_1_fu_2254_p1 << sext_ln363_3_fu_2246_p1;

assign mul820_2_fu_2556_p2 = zext_ln366_2_fu_2538_p1 << sext_ln363_5_fu_2530_p1;

assign mul820_fu_1979_p2 = zext_ln366_fu_1961_p1 << sext_ln363_1_fu_1953_p1;

assign mul_ln296_1_fu_3124_p0 = mul_ln296_1_fu_3124_p00;

assign mul_ln296_1_fu_3124_p00 = shr546_1_reg_4433;

assign mul_ln296_2_fu_3399_p0 = mul_ln296_2_fu_3399_p00;

assign mul_ln296_2_fu_3399_p00 = shr546_2_reg_4561;

assign mul_ln296_fu_2840_p0 = mul_ln296_fu_2840_p00;

assign mul_ln296_fu_2840_p00 = shr546_reg_4284;

assign mul_ln369_1_fu_2302_p0 = mul_ln369_1_fu_2302_p00;

assign mul_ln369_1_fu_2302_p00 = shr769_1_reg_4020;

assign mul_ln369_2_fu_2586_p0 = mul_ln369_2_fu_2586_p00;

assign mul_ln369_2_fu_2586_p00 = shr769_2_reg_4140;

assign mul_ln369_fu_2009_p0 = mul_ln369_fu_2009_p00;

assign mul_ln369_fu_2009_p00 = shr769_reg_3879;

assign select_ln291_10_fu_3286_p3 = ((icmp_ln293_2_reg_4510[0:0] == 1'b1) ? 7'd0 : k_5_fu_444);

assign select_ln291_11_fu_3302_p3 = ((icmp_ln293_2_reg_4510[0:0] == 1'b1) ? cmp540_2_mid1_fu_3292_p2 : cmp540_287_fu_3297_p2);

assign select_ln291_12_fu_3309_p3 = ((icmp_ln293_2_reg_4510[0:0] == 1'b1) ? 4'd5 : 4'd6);

assign select_ln291_13_fu_3335_p3 = ((icmp_ln293_2_reg_4510[0:0] == 1'b1) ? j_16_reg_4504 : j_10_fu_448);

assign select_ln291_14_fu_3340_p3 = ((icmp_ln293_2_reg_4510[0:0] == 1'b1) ? 4'd11 : 4'd10);

assign select_ln291_1_fu_2743_p3 = ((icmp_ln293_reg_4212[0:0] == 1'b1) ? cmp540_mid1_fu_2733_p2 : cmp54046_fu_2738_p2);

assign select_ln291_2_fu_2750_p3 = ((icmp_ln293_reg_4212[0:0] == 1'b1) ? 4'd5 : 4'd6);

assign select_ln291_3_fu_2776_p3 = ((icmp_ln293_reg_4212[0:0] == 1'b1) ? j_5_reg_4206 : j_fu_400);

assign select_ln291_4_fu_2781_p3 = ((icmp_ln293_reg_4212[0:0] == 1'b1) ? 4'd11 : 4'd10);

assign select_ln291_5_fu_3011_p3 = ((icmp_ln293_1_reg_4361[0:0] == 1'b1) ? 7'd0 : k_2_fu_432);

assign select_ln291_6_fu_3027_p3 = ((icmp_ln293_1_reg_4361[0:0] == 1'b1) ? cmp540_1_mid1_fu_3017_p2 : cmp540_181_fu_3022_p2);

assign select_ln291_7_fu_3034_p3 = ((icmp_ln293_1_reg_4361[0:0] == 1'b1) ? 4'd5 : 4'd6);

assign select_ln291_8_fu_3060_p3 = ((icmp_ln293_1_reg_4361[0:0] == 1'b1) ? j_11_reg_4355 : j_4_fu_436);

assign select_ln291_9_fu_3065_p3 = ((icmp_ln293_1_reg_4361[0:0] == 1'b1) ? 4'd11 : 4'd10);

assign select_ln291_fu_2727_p3 = ((icmp_ln293_reg_4212[0:0] == 1'b1) ? 7'd0 : k_fu_396);

assign select_ln319_1_fu_3174_p3 = ((select_ln291_6_reg_4396[0:0] == 1'b1) ? shr546_1_cast50_cast_fu_3161_p1 : trunc_ln319_2_fu_3170_p1);

assign select_ln319_2_fu_3449_p3 = ((select_ln291_11_reg_4524[0:0] == 1'b1) ? shr546_2_cast55_cast_fu_3436_p1 : trunc_ln319_4_fu_3445_p1);

assign select_ln319_fu_2890_p3 = ((select_ln291_1_reg_4247[0:0] == 1'b1) ? shr546_cast42_cast_fu_2877_p1 : trunc_ln319_fu_2886_p1);

assign select_ln363_10_fu_2423_p3 = ((icmp_ln366_2_fu_2417_p2[0:0] == 1'b1) ? 4'd11 : 4'd12);

assign select_ln363_11_fu_2449_p3 = ((icmp_ln366_2_fu_2417_p2[0:0] == 1'b1) ? cmp748_2_mid1_fu_2437_p2 : cmp748_2100_fu_2443_p2);

assign select_ln363_12_fu_2457_p3 = ((icmp_ln366_2_fu_2417_p2[0:0] == 1'b1) ? j_17_fu_2411_p2 : j_12_fu_424);

assign select_ln363_2_fu_1857_p3 = ((icmp_ln366_fu_1825_p2[0:0] == 1'b1) ? cmp748_mid1_fu_1845_p2 : cmp74852_fu_1851_p2);

assign select_ln363_3_fu_1831_p3 = ((icmp_ln366_fu_1825_p2[0:0] == 1'b1) ? 4'd11 : 4'd12);

assign select_ln363_4_fu_1865_p3 = ((icmp_ln366_fu_1825_p2[0:0] == 1'b1) ? j_7_fu_1819_p2 : j_1_fu_388);

assign select_ln363_5_fu_2191_p3 = ((icmp_ln366_1_reg_3942[0:0] == 1'b1) ? 7'd0 : k_3_fu_408);

assign select_ln363_6_fu_2124_p3 = ((icmp_ln366_1_fu_2118_p2[0:0] == 1'b1) ? 4'd11 : 4'd12);

assign select_ln363_7_fu_2150_p3 = ((icmp_ln366_1_fu_2118_p2[0:0] == 1'b1) ? cmp748_1_mid1_fu_2138_p2 : cmp748_193_fu_2144_p2);

assign select_ln363_8_fu_2158_p3 = ((icmp_ln366_1_fu_2118_p2[0:0] == 1'b1) ? j_13_fu_2112_p2 : j_6_fu_412);

assign select_ln363_9_fu_2475_p3 = ((icmp_ln366_2_reg_4083[0:0] == 1'b1) ? 7'd0 : k_6_fu_420);

assign select_ln363_fu_1898_p3 = ((icmp_ln366_reg_3801[0:0] == 1'b1) ? 7'd0 : k_1_fu_384);

assign select_ln395_1_fu_2307_p3 = ((select_ln363_7_reg_3954[0:0] == 1'b1) ? trunc_ln395_2_reg_4026 : shr769_1_cast53_cast_fu_2296_p1);

assign select_ln395_2_fu_2591_p3 = ((select_ln363_11_reg_4095[0:0] == 1'b1) ? trunc_ln395_4_reg_4146 : shr769_2_cast58_cast_fu_2580_p1);

assign select_ln395_fu_2014_p3 = ((select_ln363_2_reg_3813[0:0] == 1'b1) ? trunc_ln395_reg_3885 : shr769_cast47_cast_fu_2003_p1);

assign sext_ln188_fu_3563_p1 = $signed(sub_ln188_reg_3687);

assign sext_ln189_fu_3573_p1 = $signed(sub_ln189_reg_3693);

assign sext_ln230_fu_3543_p1 = $signed(sub_ln230_reg_3675);

assign sext_ln231_fu_3553_p1 = $signed(sub_ln231_reg_3681);

assign sext_ln267_fu_3523_p1 = $signed(sub_ln267_reg_3663);

assign sext_ln268_fu_3533_p1 = $signed(sub_ln268_reg_3669);

assign sext_ln291_1_fu_2854_p1 = $signed(add_ln291_reg_4266);

assign sext_ln291_2_fu_3046_p1 = $signed(sub_ln291_1_fu_3041_p2);

assign sext_ln291_2cast_fu_3095_p1 = sext_ln291_2_fu_3046_p1[5:0];

assign sext_ln291_3_fu_3138_p1 = $signed(add_ln291_2_reg_4415);

assign sext_ln291_4_fu_3321_p1 = $signed(sub_ln291_2_fu_3316_p2);

assign sext_ln291_4cast_fu_3370_p1 = sext_ln291_4_fu_3321_p1[5:0];

assign sext_ln291_5_fu_3413_p1 = $signed(add_ln291_4_reg_4543);

assign sext_ln291_fu_2762_p1 = $signed(sub_ln291_fu_2757_p2);

assign sext_ln291cast_fu_2811_p1 = sext_ln291_fu_2762_p1[5:0];

assign sext_ln302_fu_1767_p1 = sub_ln300_fu_1761_p2;

assign sext_ln363_1_fu_1953_p1 = $signed(add_ln363_fu_1948_p2);

assign sext_ln363_2_fu_2207_p1 = $signed(sub_ln363_1_fu_2202_p2);

assign sext_ln363_2cast_fu_2262_p1 = sext_ln363_2_fu_2207_p1[5:0];

assign sext_ln363_3_fu_2246_p1 = $signed(add_ln363_2_fu_2241_p2);

assign sext_ln363_4_fu_2491_p1 = $signed(sub_ln363_2_fu_2486_p2);

assign sext_ln363_4cast_fu_2546_p1 = sext_ln363_4_fu_2491_p1[5:0];

assign sext_ln363_5_fu_2530_p1 = $signed(add_ln363_4_fu_2525_p2);

assign sext_ln363_fu_1914_p1 = $signed(sub_ln363_fu_1909_p2);

assign sext_ln363cast_fu_1969_p1 = sext_ln363_fu_1914_p1[5:0];

assign sext_ln375_fu_1708_p1 = sub_ln372_fu_1702_p2;

assign sext_ln80_fu_3629_p1 = $signed(sub_ln80_reg_3705);

assign sext_ln99_fu_3619_p1 = $signed(sub_ln99_reg_3699);

assign shl616_1_fu_3164_p2 = k_13_cast_cast_fu_3158_p1 << sext_ln291_3_fu_3138_p1;

assign shl616_2_fu_3439_p2 = k_20_cast_cast_fu_3433_p1 << sext_ln291_5_fu_3413_p1;

assign shl616_fu_2880_p2 = k_6_cast_cast_fu_2874_p1 << sext_ln291_1_fu_2854_p1;

assign shl_ln291_1_fu_2848_p2 = 12'd1 << zext_ln291_fu_2845_p1;

assign shl_ln291_2_fu_3050_p2 = 32'd1 << sext_ln291_2_fu_3046_p1;

assign shl_ln291_3_fu_3132_p2 = 12'd1 << zext_ln291_3_fu_3129_p1;

assign shl_ln291_4_fu_3325_p2 = 32'd1 << sext_ln291_4_fu_3321_p1;

assign shl_ln291_5_fu_3407_p2 = 12'd1 << zext_ln291_6_fu_3404_p1;

assign shl_ln291_fu_2766_p2 = 32'd1 << sext_ln291_fu_2762_p1;

assign shl_ln363_1_fu_1942_p2 = 12'd1 << zext_ln363_fu_1928_p1;

assign shl_ln363_2_fu_2211_p2 = 32'd1 << sext_ln363_2_fu_2207_p1;

assign shl_ln363_3_fu_2235_p2 = 12'd1 << zext_ln363_2_fu_2221_p1;

assign shl_ln363_4_fu_2495_p2 = 32'd1 << sext_ln363_4_fu_2491_p1;

assign shl_ln363_5_fu_2519_p2 = 12'd1 << zext_ln363_4_fu_2505_p1;

assign shl_ln363_fu_1918_p2 = 32'd1 << sext_ln363_fu_1914_p1;

assign shr546_1_cast50_cast_fu_3161_p1 = shr546_1_reg_4433;

assign shr546_1_fu_3099_p2 = trunc_ln293_1_fu_3091_p1 >> sext_ln291_2cast_fu_3095_p1;

assign shr546_2_cast55_cast_fu_3436_p1 = shr546_2_reg_4561;

assign shr546_2_fu_3374_p2 = trunc_ln293_2_fu_3366_p1 >> sext_ln291_4cast_fu_3370_p1;

assign shr546_cast42_cast_fu_2877_p1 = shr546_reg_4284;

assign shr546_fu_2815_p2 = trunc_ln293_fu_2807_p1 >> sext_ln291cast_fu_2811_p1;

assign shr769_1_cast53_cast_fu_2296_p1 = shr769_1_reg_4020;

assign shr769_1_fu_2266_p2 = trunc_ln366_1_fu_2258_p1 >> sext_ln363_2cast_fu_2262_p1;

assign shr769_2_cast58_cast_fu_2580_p1 = shr769_2_reg_4140;

assign shr769_2_fu_2550_p2 = trunc_ln366_2_fu_2542_p1 >> sext_ln363_4cast_fu_2546_p1;

assign shr769_cast47_cast_fu_2003_p1 = shr769_reg_3879;

assign shr769_fu_1973_p2 = trunc_ln366_fu_1965_p1 >> sext_ln363cast_fu_1969_p1;

assign sub_ln188_fu_1580_p2 = (zext_ln188_fu_1564_p1 - zext_ln188_4_fu_1576_p1);

assign sub_ln189_fu_1611_p2 = (zext_ln189_fu_1595_p1 - zext_ln189_4_fu_1607_p1);

assign sub_ln230_fu_1518_p2 = (zext_ln230_fu_1502_p1 - zext_ln230_4_fu_1514_p1);

assign sub_ln231_fu_1549_p2 = (zext_ln231_fu_1533_p1 - zext_ln231_4_fu_1545_p1);

assign sub_ln267_fu_1456_p2 = (zext_ln267_fu_1440_p1 - zext_ln267_4_fu_1452_p1);

assign sub_ln268_fu_1487_p2 = (zext_ln268_fu_1471_p1 - zext_ln268_4_fu_1483_p1);

assign sub_ln291_1_fu_3041_p2 = (select_ln291_7_fu_3034_p3 - j_4_fu_436);

assign sub_ln291_2_fu_3316_p2 = (select_ln291_12_fu_3309_p3 - j_10_fu_448);

assign sub_ln291_fu_2757_p2 = (select_ln291_2_fu_2750_p3 - j_fu_400);

assign sub_ln300_fu_1761_p2 = (zext_ln300_fu_1746_p1 - zext_ln300_1_fu_1757_p1);

assign sub_ln363_1_fu_2202_p2 = (4'd7 - sub_ln363_4_reg_3947);

assign sub_ln363_2_fu_2486_p2 = (4'd7 - sub_ln363_5_reg_4088);

assign sub_ln363_3_fu_1839_p2 = (select_ln363_3_fu_1831_p3 - j_1_fu_388);

assign sub_ln363_4_fu_2132_p2 = (select_ln363_6_fu_2124_p3 - j_6_fu_412);

assign sub_ln363_5_fu_2431_p2 = (select_ln363_10_fu_2423_p3 - j_12_fu_424);

assign sub_ln363_fu_1909_p2 = (4'd7 - sub_ln363_3_reg_3806);

assign sub_ln372_fu_1702_p2 = (zext_ln372_fu_1687_p1 - zext_ln372_1_fu_1698_p1);

assign sub_ln80_fu_1673_p2 = (zext_ln80_fu_1657_p1 - zext_ln80_3_fu_1669_p1);

assign sub_ln99_fu_1642_p2 = (zext_ln99_fu_1626_p1 - zext_ln99_3_fu_1638_p1);

assign tmp_72_fu_1661_p3 = {{RAMSel}, {6'd0}};

assign tmp_73_fu_1618_p3 = {{RAMSel}, {8'd0}};

assign tmp_74_fu_1630_p3 = {{RAMSel}, {6'd0}};

assign tmp_75_fu_1556_p3 = {{RAMSel}, {8'd0}};

assign tmp_76_fu_1568_p3 = {{RAMSel}, {6'd0}};

assign tmp_77_fu_1587_p3 = {{RAMSel1}, {8'd0}};

assign tmp_78_fu_1599_p3 = {{RAMSel1}, {6'd0}};

assign tmp_79_fu_1494_p3 = {{RAMSel}, {8'd0}};

assign tmp_80_fu_1506_p3 = {{RAMSel}, {6'd0}};

assign tmp_81_fu_1525_p3 = {{RAMSel1}, {8'd0}};

assign tmp_82_fu_1537_p3 = {{RAMSel1}, {6'd0}};

assign tmp_83_fu_1432_p3 = {{RAMSel}, {8'd0}};

assign tmp_84_fu_1444_p3 = {{RAMSel}, {6'd0}};

assign tmp_85_fu_1463_p3 = {{RAMSel1}, {8'd0}};

assign tmp_86_fu_1475_p3 = {{RAMSel1}, {6'd0}};

assign tmp_87_fu_1739_p3 = {{RAMSel_read_reg_3655}, {8'd0}};

assign tmp_88_fu_1750_p3 = {{RAMSel_read_reg_3655}, {6'd0}};

assign tmp_89_fu_1680_p3 = {{RAMSel_read_reg_3655}, {8'd0}};

assign tmp_90_fu_1691_p3 = {{RAMSel_read_reg_3655}, {6'd0}};

assign tmp_s_fu_1649_p3 = {{RAMSel}, {8'd0}};

assign trunc_ln291_1_fu_2803_p1 = lshr_ln291_fu_2797_p2[9:0];

assign trunc_ln291_2_fu_2857_p1 = shl_ln291_1_fu_2848_p2[1:0];

assign trunc_ln291_3_fu_3056_p1 = shl_ln291_2_fu_3050_p2[5:0];

assign trunc_ln291_4_fu_3087_p1 = lshr_ln291_1_fu_3081_p2[9:0];

assign trunc_ln291_5_fu_3141_p1 = shl_ln291_3_fu_3132_p2[1:0];

assign trunc_ln291_6_fu_3331_p1 = shl_ln291_4_fu_3325_p2[5:0];

assign trunc_ln291_7_fu_3362_p1 = lshr_ln291_2_fu_3356_p2[9:0];

assign trunc_ln291_8_fu_3416_p1 = shl_ln291_5_fu_3407_p2[1:0];

assign trunc_ln291_fu_2772_p1 = shl_ln291_fu_2766_p2[5:0];

assign trunc_ln293_1_fu_3091_p1 = select_ln291_5_fu_3011_p3[5:0];

assign trunc_ln293_2_fu_3366_p1 = select_ln291_10_fu_3286_p3[5:0];

assign trunc_ln293_fu_2807_p1 = select_ln291_fu_2727_p3[5:0];

assign trunc_ln302_1_fu_3145_p1 = add_ln302_reg_3781[9:0];

assign trunc_ln302_2_fu_3420_p1 = add_ln302_1_reg_3788[9:0];

assign trunc_ln302_fu_2861_p1 = sub_ln300_reg_3774[9:0];

assign trunc_ln319_1_fu_2897_p1 = select_ln319_fu_2890_p3[1:0];

assign trunc_ln319_2_fu_3170_p1 = shl616_1_fu_3164_p2[13:0];

assign trunc_ln319_3_fu_3181_p1 = select_ln319_1_fu_3174_p3[1:0];

assign trunc_ln319_4_fu_3445_p1 = shl616_2_fu_3439_p2[13:0];

assign trunc_ln319_5_fu_3456_p1 = select_ln319_2_fu_3449_p3[1:0];

assign trunc_ln319_fu_2886_p1 = shl616_fu_2880_p2[13:0];

assign trunc_ln363_1_fu_1938_p1 = lshr_ln363_fu_1932_p2[9:0];

assign trunc_ln363_2_fu_1957_p1 = shl_ln363_1_fu_1942_p2[1:0];

assign trunc_ln363_3_fu_2217_p1 = shl_ln363_2_fu_2211_p2[5:0];

assign trunc_ln363_4_fu_2231_p1 = lshr_ln363_1_fu_2225_p2[9:0];

assign trunc_ln363_5_fu_2250_p1 = shl_ln363_3_fu_2235_p2[1:0];

assign trunc_ln363_6_fu_2501_p1 = shl_ln363_4_fu_2495_p2[5:0];

assign trunc_ln363_7_fu_2515_p1 = lshr_ln363_2_fu_2509_p2[9:0];

assign trunc_ln363_8_fu_2534_p1 = shl_ln363_5_fu_2519_p2[1:0];

assign trunc_ln363_fu_1924_p1 = shl_ln363_fu_1918_p2[5:0];

assign trunc_ln366_1_fu_2258_p1 = select_ln363_5_fu_2191_p3[5:0];

assign trunc_ln366_2_fu_2542_p1 = select_ln363_9_fu_2475_p3[5:0];

assign trunc_ln366_fu_1965_p1 = select_ln363_fu_1898_p3[5:0];

assign trunc_ln372_1_fu_2350_p1 = add_ln375_reg_3739[9:0];

assign trunc_ln372_2_fu_2634_p1 = add_ln375_1_reg_3746[9:0];

assign trunc_ln372_fu_2057_p1 = sub_ln372_reg_3732[9:0];

assign trunc_ln395_1_fu_2020_p1 = select_ln395_fu_2014_p3[1:0];

assign trunc_ln395_2_fu_2278_p1 = mul820_1_fu_2272_p2[13:0];

assign trunc_ln395_3_fu_2313_p1 = select_ln395_1_fu_2307_p3[1:0];

assign trunc_ln395_4_fu_2562_p1 = mul820_2_fu_2556_p2[13:0];

assign trunc_ln395_5_fu_2597_p1 = select_ln395_2_fu_2591_p3[1:0];

assign trunc_ln395_fu_1985_p1 = mul820_fu_1979_p2[13:0];

assign xor_ln327_fu_3496_p2 = (lshr_ln327_2_reg_4593 ^ 12'd2048);

assign xor_ln404_fu_2647_p2 = (lshr_ln404_2_reg_4161 ^ 12'd2048);

assign zext_ln188_4_fu_1576_p1 = tmp_76_fu_1568_p3;

assign zext_ln188_fu_1564_p1 = tmp_75_fu_1556_p3;

assign zext_ln189_4_fu_1607_p1 = tmp_78_fu_1599_p3;

assign zext_ln189_fu_1595_p1 = tmp_77_fu_1587_p3;

assign zext_ln230_4_fu_1514_p1 = tmp_80_fu_1506_p3;

assign zext_ln230_fu_1502_p1 = tmp_79_fu_1494_p3;

assign zext_ln231_4_fu_1545_p1 = tmp_82_fu_1537_p3;

assign zext_ln231_fu_1533_p1 = tmp_81_fu_1525_p3;

assign zext_ln267_4_fu_1452_p1 = tmp_84_fu_1444_p3;

assign zext_ln267_fu_1440_p1 = tmp_83_fu_1432_p3;

assign zext_ln268_4_fu_1483_p1 = tmp_86_fu_1475_p3;

assign zext_ln268_fu_1471_p1 = tmp_85_fu_1463_p3;

assign zext_ln291_1_fu_2913_p1 = shl_ln291_1_reg_4295;

assign zext_ln291_2_fu_2793_p1 = select_ln291_3_fu_2776_p3;

assign zext_ln291_3_fu_3129_p1 = select_ln291_8_reg_4408;

assign zext_ln291_4_fu_3197_p1 = shl_ln291_3_reg_4444;

assign zext_ln291_5_fu_3077_p1 = select_ln291_8_fu_3060_p3;

assign zext_ln291_6_fu_3404_p1 = select_ln291_13_reg_4536;

assign zext_ln291_7_fu_3472_p1 = shl_ln291_5_reg_4572;

assign zext_ln291_8_fu_3352_p1 = select_ln291_13_fu_3335_p3;

assign zext_ln291_fu_2845_p1 = select_ln291_3_reg_4259;

assign zext_ln300_1_fu_1757_p1 = tmp_88_fu_1750_p3;

assign zext_ln300_fu_1746_p1 = tmp_87_fu_1739_p3;

assign zext_ln302_1_fu_3148_p1 = select_ln291_5_reg_4391;

assign zext_ln302_2_fu_3423_p1 = select_ln291_10_reg_4519;

assign zext_ln302_fu_2864_p1 = select_ln291_reg_4242;

assign zext_ln327_1_fu_3226_p1 = add_ln327_3_fu_3221_p2;

assign zext_ln327_2_fu_3501_p1 = xor_ln327_fu_3496_p2;

assign zext_ln327_fu_2937_p1 = lshr_ln1_reg_4316;

assign zext_ln363_1_fu_2000_p1 = shl_ln363_1_reg_3862;

assign zext_ln363_2_fu_2221_p1 = add_ln363_9_fu_2197_p2;

assign zext_ln363_3_fu_2293_p1 = shl_ln363_3_reg_4003;

assign zext_ln363_4_fu_2505_p1 = add_ln363_11_fu_2481_p2;

assign zext_ln363_5_fu_2577_p1 = shl_ln363_5_reg_4123;

assign zext_ln363_fu_1928_p1 = add_ln363_5_fu_1904_p2;

assign zext_ln366_1_fu_2254_p1 = select_ln363_5_fu_2191_p3;

assign zext_ln366_2_fu_2538_p1 = select_ln363_9_fu_2475_p3;

assign zext_ln366_fu_1961_p1 = select_ln363_fu_1898_p3;

assign zext_ln372_1_fu_1698_p1 = tmp_90_fu_1691_p3;

assign zext_ln372_2_fu_2060_p1 = select_ln363_reg_3841;

assign zext_ln372_3_fu_2353_p1 = select_ln363_5_reg_3982;

assign zext_ln372_4_fu_2637_p1 = select_ln363_9_reg_4102;

assign zext_ln372_fu_1687_p1 = tmp_89_fu_1680_p3;

assign zext_ln404_1_fu_2368_p1 = add_ln404_3_fu_2363_p2;

assign zext_ln404_2_fu_2652_p1 = xor_ln404_fu_2647_p2;

assign zext_ln404_fu_2070_p1 = lshr_ln4_reg_3900;

assign zext_ln80_3_fu_1669_p1 = tmp_72_fu_1661_p3;

assign zext_ln80_fu_1657_p1 = tmp_s_fu_1649_p3;

assign zext_ln99_3_fu_1638_p1 = tmp_74_fu_1630_p3;

assign zext_ln99_fu_1626_p1 = tmp_73_fu_1618_p3;

always @ (posedge ap_clk) begin
    sub_ln267_reg_3663[5:0] <= 6'b000000;
    sub_ln268_reg_3669[5:0] <= 6'b000000;
    sub_ln230_reg_3675[5:0] <= 6'b000000;
    sub_ln231_reg_3681[5:0] <= 6'b000000;
    sub_ln188_reg_3687[5:0] <= 6'b000000;
    sub_ln189_reg_3693[5:0] <= 6'b000000;
    sub_ln99_reg_3699[5:0] <= 6'b000000;
    sub_ln80_reg_3705[5:0] <= 6'b000000;
    sub_ln372_reg_3732[5:0] <= 6'b000000;
    add_ln375_reg_3739[5:0] <= 6'b000000;
    add_ln375_1_reg_3746[5:0] <= 6'b000000;
    sub_ln300_reg_3774[5:0] <= 6'b000000;
    add_ln302_reg_3781[5:0] <= 6'b000000;
    add_ln302_1_reg_3788[5:0] <= 6'b000000;
    sext_ln267_reg_4623[5:0] <= 6'b000000;
    add_ln267_reg_4628[5:0] <= 6'b000000;
    sext_ln268_reg_4633[5:0] <= 6'b000000;
    add_ln268_reg_4638[5:0] <= 6'b000000;
    sext_ln230_reg_4643[5:0] <= 6'b000000;
    add_ln230_reg_4648[5:0] <= 6'b000000;
    sext_ln231_reg_4653[5:0] <= 6'b000000;
    add_ln231_reg_4658[5:0] <= 6'b000000;
    sext_ln188_reg_4663[5:0] <= 6'b000000;
    add_ln188_reg_4668[5:0] <= 6'b000000;
    sext_ln189_reg_4673[5:0] <= 6'b000000;
    add_ln189_reg_4678[5:0] <= 6'b000000;
    add_ln267_1_reg_4683[5:0] <= 6'b000000;
    add_ln268_1_reg_4688[5:0] <= 6'b000000;
    add_ln230_1_reg_4693[5:0] <= 6'b000000;
    add_ln231_1_reg_4698[5:0] <= 6'b000000;
    add_ln188_1_reg_4703[5:0] <= 6'b000000;
    add_ln189_1_reg_4708[5:0] <= 6'b000000;
    sext_ln99_reg_4713[5:0] <= 6'b000000;
    add_ln99_reg_4718[5:0] <= 6'b000000;
    sext_ln80_reg_4723[5:0] <= 6'b000000;
    add_ln80_reg_4728[5:0] <= 6'b000000;
    add_ln99_1_reg_4733[5:0] <= 6'b000000;
    add_ln80_1_reg_4738[5:0] <= 6'b000000;
end

endmodule //Crypto1
