

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_11.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
c745fd1ccb20a7a2e196e1fcabc7bd77  /home/aman/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/aman/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/aman/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/aman/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/aman/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/aman/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x5620e138fba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3487c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34870..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34868..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34860..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34878..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3485c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34918..

GPGPU-Sim PTX: cudaLaunch for 0x0x5620e138fba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 18263
gpu_sim_insn = 12710760
gpu_ipc =     695.9843
gpu_tot_sim_cycle = 18263
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     695.9843
gpu_tot_issued_cta = 47
gpu_occupancy = 20.8703% 
gpu_tot_occupancy = 20.8703% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0774
partiton_level_parallism_total  =       2.0774
partiton_level_parallism_util =       3.6400
partiton_level_parallism_util_total  =       3.6400
L2_BW  =      94.1987 GB/Sec
L2_BW_total  =      94.1987 GB/Sec
gpu_total_sim_rate=1059230

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36366
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5072	W0_Idle:28505	W0_Scoreboard:1017733	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:94177	WS1:94181	WS2:94187	WS3:93790	
dual_issue_nums: WS0:7438	WS1:7436	WS2:7433	WS3:7356	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290928 {8:36366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454640 {40:36366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 358 
max_icnt2mem_latency = 95 
maxmrqlatency = 64 
max_icnt2sh_latency = 53 
averagemflatency = 235 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:15976 	2389 	1699 	1554 	888 	134 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24810 	13130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12978 	19000 	4489 	1345 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	17180 	18104 	2561 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        52        64        56        56        60        52        52        52        72        32        48        64        24        32 
dram[1]:        56        60        40        68        80        64        44        60        36        28        40        48        56        40        60        68 
dram[2]:        52        56        32        44        40        76        72        56        28        28        64        64        44        24        76        40 
dram[3]:        64        36        56        52        36        52        24        60        72        76        44        56        56        52        76        92 
dram[4]:        80        72        52        56        64        56        48        48        44        60        72        64        60        76        72        60 
dram[5]:        52        40        56        52        56        56        76        60        60        56        44        44        68        76        60        52 
dram[6]:        60        44        24        68        40        56        48        60        40        48        52        60        56        52        56        56 
dram[7]:        52        56        72        36        76        44        68        72        36        48        68        64        28        44        32        72 
dram[8]:        84        56        56        44        64        68        48        96        88        64        56        40        76        52        64        48 
dram[9]:        48        52        72        36        68        48        76        32        40        36        32        64        52        68        44        52 
dram[10]:        64        44        84        56        68        48        60        40        60        64        48        48        56        80        72        72 
dram[11]:        40        56        60        76        56        80        56        44        64        40        60        68        76        60        48        40 
maximum service time to same row:
dram[0]:     10572     10567     11357     11336     12022     11961     12555     12938     13467     13485     14202     14351     15277     14956     15561     15563 
dram[1]:     10567     10457     11346     11449     11950     11967     12581     12559     13574     13532     14242     14386     14946     14949     15543     15574 
dram[2]:     10451     10434     11334     11363     11972     11978     12996     12856     13477     13571     14338     14197     14979     15137     15550     15576 
dram[3]:     10528     10520     11350     11376     12127     12114     12552     12871     13544     13622     14343     14365     14973     14952     15998     15547 
dram[4]:     10545     10514     11389     11501     11957     12097     12689     12712     13556     13473     14222     14206     14973     14948     15570     15973 
dram[5]:     10431     10520     11505     11354     11970     12320     12570     12568     13573     13630     14397     14351     14976     14982     15949     15639 
dram[6]:     10510     10561     11391     11373     11963     12033     12882     12876     13481     13544     14384     14193     14952     14941     15888     15559 
dram[7]:     10563     10752     11367     11368     12264     11959     12875     12937     13531     13634     14413     14377     14956     14952     15656     15594 
dram[8]:     10453     10515     11368     11338     11972     11949     12572     12549     13580     13579     14460     14474     14953     14963     15559     15542 
dram[9]:     10426     10558     11340     11589     12042     11991     12702     12568     13535     13548     14356     14358     14954     14976     15604     15900 
dram[10]:     10519     10583     11346     11344     11954     12239     12623     12695     13590     13532     14193     14341     14936     14967     15560     15587 
dram[11]:     10767     10546     11351     11359     12218     11966     12967     12926     13490     13558     14201     14401     14957     14935     15614     15573 
average row accesses per activate:
dram[0]: 72.000000 92.000000 42.000000 66.000000 112.000000 120.000000 120.000000 88.000000 112.000000 88.000000 116.000000 92.000000 92.000000 124.000000 60.000000 84.000000 
dram[1]: 73.000000 78.000000 50.000000 78.000000 160.000000 116.000000 80.000000 100.000000 96.000000 116.000000 104.000000 84.000000 108.000000 120.000000 152.000000 108.000000 
dram[2]: 92.000000 62.000000 48.000000 54.000000 100.000000 140.000000 112.000000 132.000000 104.000000 72.000000 116.000000 108.000000 108.000000 48.000000 152.000000 116.000000 
dram[3]: 82.000000 58.000000 66.000000 68.000000 108.000000 96.000000 92.000000 132.000000 120.000000 148.000000 92.000000 144.000000 116.000000 108.000000 128.000000 140.000000 
dram[4]: 98.000000 98.000000 54.000000 76.000000 120.000000 116.000000 112.000000 92.000000 124.000000 136.000000 132.000000 152.000000 132.000000 148.000000 132.000000 104.000000 
dram[5]: 74.000000 44.000000 60.000000 64.000000 124.000000 104.000000 120.000000 128.000000 96.000000 100.000000 108.000000 88.000000 112.000000 148.000000 84.000000 124.000000 
dram[6]: 68.000000 60.000000 58.000000 66.000000 100.000000 124.000000 100.000000 136.000000 84.000000 92.000000 100.000000 104.000000 84.000000 112.000000 96.000000 128.000000 
dram[7]: 76.000000 84.000000 64.000000 44.000000 124.000000 100.000000 112.000000 128.000000 84.000000 92.000000 136.000000 96.000000 88.000000 120.000000 120.000000 140.000000 
dram[8]: 72.000000 96.000000 66.000000 52.000000 120.000000 124.000000 116.000000 152.000000 140.000000 120.000000 96.000000 72.000000 140.000000 124.000000 120.000000 100.000000 
dram[9]: 62.000000 72.000000 76.000000 60.000000 128.000000 124.000000 172.000000 84.000000 96.000000 72.000000 100.000000 124.000000 128.000000 116.000000 108.000000 84.000000 
dram[10]: 80.000000 76.000000 74.000000 70.000000 108.000000 84.000000 112.000000 92.000000 112.000000 116.000000 100.000000 104.000000 116.000000 128.000000 156.000000 140.000000 
dram[11]: 64.000000 62.000000 64.000000 60.000000 96.000000 128.000000 92.000000 92.000000 100.000000 108.000000 104.000000 100.000000 136.000000 104.000000 88.000000 96.000000 
average row locality = 22642/240 = 94.341667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       144       184        84       132       112       120       120        88       112        88       116        92        92       124        60        84 
dram[1]:       146       156       100       156       160       116        80       100        96       116       104        84       108       120       152       108 
dram[2]:       184       124        96       108       100       140       112       132       104        72       116       108       108        48       152       116 
dram[3]:       164       116       132       136       108        96        92       132       120       148        92       144       116       108       128       140 
dram[4]:       196       196       108       152       120       116       112        92       124       136       132       152       132       148       132       104 
dram[5]:       148        88       120       128       124       104       120       128        96       100       108        88       112       148        84       124 
dram[6]:       136       120       116       132       100       124       100       136        84        92       100       104        84       112        96       128 
dram[7]:       152       168       128        88       124       100       112       128        84        92       136        96        88       120       120       140 
dram[8]:       144       192       132       104       120       124       116       152       140       120        96        72       140       124       120       100 
dram[9]:       124       144       152       120       128       124       172        84        96        72       100       124       128       116       108        84 
dram[10]:       160       152       148       140       108        84       112        92       112       116       100       104       116       128       156       140 
dram[11]:       128       124       128       120        96       128        92        92       100       108       104       100       136       104        88        96 
total dram reads = 22642
bank skew: 196/48 = 4.08
chip skew: 2152/1744 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        388       407       537       442       380       379       412       393       365       364       398       391       380       354       431       379
dram[1]:        378       401       464       401       349       409       369       426       368       342       390       382       359       344       377       389
dram[2]:        399       484       424       427       376       375       354       379       408       493       378       361       363       411       378       388
dram[3]:        409       427       453       424       359       399       377       378       380       390       373       367       377       355       357       376
dram[4]:        392       384       465       431       398       371       381       372       349       340       385       351       343       341       350       384
dram[5]:        481       548       422       441       393       401       384       380       441       377       369       359       359       355       334       351
dram[6]:        476       438       455       436       336       389       386       367       423       396       368       399       396       354       370       360
dram[7]:        414       396       389       469       398       419       393       387       378       388       366       358       360       351       337       337
dram[8]:        399       424       429       398       381       387       370       352       353       386       373       433       351       338       375       340
dram[9]:        421       420       404       436       430       353       384       385       416       475       358       374       352       380       343       353
dram[10]:        455       422       468       392       409       375       370       385       383       398       393       405       351       396       345       352
dram[11]:        388       405       455       488       382       395       436       409       403       373       344       432       392       356       346       389
maximum mf latency per bank:
dram[0]:        302       352       278       278       298       292       285       286       282       287       285       271       270       271       276       277
dram[1]:        288       321       284       288       319       293       280       284       272       271       274       269       268       271       276       271
dram[2]:        307       324       296       279       302       328       300       291       283       286       279       292       280       278       270       281
dram[3]:        330       327       281       299       286       288       292       289       287       297       271       271       279       272       271       276
dram[4]:        358       336       311       294       294       294       284       287       288       276       278       280       284       274       284       282
dram[5]:        345       281       282       282       290       319       291       283       282       286       280       271       285       290       269       279
dram[6]:        318       301       301       305       286       286       283       294       281       276       274       269       282       270       274       274
dram[7]:        320       335       277       281       294       297       282       305       271       280       273       274       280       278       276       272
dram[8]:        334       356       300       296       296       328       297       305       302       300       271       276       276       283       279       270
dram[9]:        301       315       287       300       294       310       302       300       276       272       270       279       280       290       278       272
dram[10]:        355       324       299       301       306       308       288       285       279       281       270       271       269       276       272       276
dram[11]:        312       299       282       285       296       291       288       289       281       272       284       284       284       279       270       281
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30412 n_act=36 n_pre=20 n_ref_event=0 n_req=1752 n_rd=1752 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1088
n_activity=9547 dram_eff=0.367
bk0: 144a 31864i bk1: 184a 31735i bk2: 84a 31993i bk3: 132a 31927i bk4: 112a 31933i bk5: 120a 31956i bk6: 120a 31907i bk7: 88a 32015i bk8: 112a 32005i bk9: 88a 31992i bk10: 116a 31970i bk11: 92a 31993i bk12: 92a 31997i bk13: 124a 31911i bk14: 60a 32060i bk15: 84a 31995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988584
Row_Buffer_Locality_read = 0.988584
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158946
Bank_Level_Parallism_Col = 1.142159
Bank_Level_Parallism_Ready = 1.019977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142159 

BW Util details:
bwutil = 0.108752 
total_CMD = 32220 
util_bw = 3504 
Wasted_Col = 2094 
Wasted_Row = 205 
Idle = 26417 

BW Util Bottlenecks: 
RCDc_limit = 497 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1683 
rwq = 0 
CCDLc_limit_alone = 1683 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30412 
Read = 1752 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1752 
total_req = 1752 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1752 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.054376 
Either_Row_CoL_Bus_Util = 0.056114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.303880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.30388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30262 n_act=36 n_pre=20 n_ref_event=0 n_req=1902 n_rd=1902 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1181
n_activity=10284 dram_eff=0.3699
bk0: 146a 31909i bk1: 156a 31792i bk2: 100a 31938i bk3: 156a 31849i bk4: 160a 31867i bk5: 116a 31955i bk6: 80a 32021i bk7: 100a 31970i bk8: 96a 32009i bk9: 116a 31965i bk10: 104a 31996i bk11: 84a 32033i bk12: 108a 31970i bk13: 120a 31948i bk14: 152a 31880i bk15: 108a 31970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989485
Row_Buffer_Locality_read = 0.989485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168333
Bank_Level_Parallism_Col = 1.149130
Bank_Level_Parallism_Ready = 1.019979
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149130 

BW Util details:
bwutil = 0.118063 
total_CMD = 32220 
util_bw = 3804 
Wasted_Col = 2141 
Wasted_Row = 197 
Idle = 26078 

BW Util Bottlenecks: 
RCDc_limit = 444 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1796 
rwq = 0 
CCDLc_limit_alone = 1796 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30262 
Read = 1902 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1902 
total_req = 1902 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1902 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.059032 
Either_Row_CoL_Bus_Util = 0.060770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.195872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.195872
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30344 n_act=36 n_pre=20 n_ref_event=0 n_req=1820 n_rd=1820 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.113
n_activity=9746 dram_eff=0.3735
bk0: 184a 31747i bk1: 124a 31899i bk2: 96a 31989i bk3: 108a 31964i bk4: 100a 32021i bk5: 140a 31826i bk6: 112a 31943i bk7: 132a 31910i bk8: 104a 31997i bk9: 72a 32059i bk10: 116a 31967i bk11: 108a 31963i bk12: 108a 31988i bk13: 48a 32073i bk14: 152a 31880i bk15: 116a 31955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989011
Row_Buffer_Locality_read = 0.989011
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175961
Bank_Level_Parallism_Col = 1.164470
Bank_Level_Parallism_Ready = 1.036793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164470 

BW Util details:
bwutil = 0.112973 
total_CMD = 32220 
util_bw = 3640 
Wasted_Col = 2006 
Wasted_Row = 232 
Idle = 26342 

BW Util Bottlenecks: 
RCDc_limit = 466 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1631 
rwq = 0 
CCDLc_limit_alone = 1631 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30344 
Read = 1820 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1820 
total_req = 1820 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1820 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.056487 
Either_Row_CoL_Bus_Util = 0.058225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.218374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.218374
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30193 n_act=36 n_pre=20 n_ref_event=0 n_req=1972 n_rd=1972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1224
n_activity=10515 dram_eff=0.3751
bk0: 164a 31843i bk1: 116a 31924i bk2: 132a 31904i bk3: 136a 31837i bk4: 108a 31978i bk5: 96a 32001i bk6: 92a 32029i bk7: 132a 31928i bk8: 120a 31940i bk9: 148a 31833i bk10: 92a 32021i bk11: 144a 31916i bk12: 116a 31961i bk13: 108a 31977i bk14: 128a 31943i bk15: 140a 31894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989858
Row_Buffer_Locality_read = 0.989858
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150830
Bank_Level_Parallism_Col = 1.133948
Bank_Level_Parallism_Ready = 1.020791
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133948 

BW Util details:
bwutil = 0.122408 
total_CMD = 32220 
util_bw = 3944 
Wasted_Col = 2235 
Wasted_Row = 205 
Idle = 25836 

BW Util Bottlenecks: 
RCDc_limit = 475 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1841 
rwq = 0 
CCDLc_limit_alone = 1841 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30193 
Read = 1972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1972 
total_req = 1972 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1972 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.061204 
Either_Row_CoL_Bus_Util = 0.062911 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000493 
queue_avg = 0.207076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.207076
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30012 n_act=36 n_pre=20 n_ref_event=0 n_req=2152 n_rd=2152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1336
n_activity=10969 dram_eff=0.3924
bk0: 196a 31690i bk1: 196a 31672i bk2: 108a 31906i bk3: 152a 31852i bk4: 120a 31953i bk5: 116a 31959i bk6: 112a 31987i bk7: 92a 32007i bk8: 124a 31966i bk9: 136a 31928i bk10: 132a 31920i bk11: 152a 31890i bk12: 132a 31935i bk13: 148a 31935i bk14: 132a 31935i bk15: 104a 31998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990706
Row_Buffer_Locality_read = 0.990706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194781
Bank_Level_Parallism_Col = 1.188626
Bank_Level_Parallism_Ready = 1.030655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188626 

BW Util details:
bwutil = 0.133582 
total_CMD = 32220 
util_bw = 4304 
Wasted_Col = 2189 
Wasted_Row = 242 
Idle = 25485 

BW Util Bottlenecks: 
RCDc_limit = 453 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1799 
rwq = 0 
CCDLc_limit_alone = 1799 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30012 
Read = 2152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2152 
total_req = 2152 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2152 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.066791 
Either_Row_CoL_Bus_Util = 0.068529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.416170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.41617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30344 n_act=36 n_pre=20 n_ref_event=0 n_req=1820 n_rd=1820 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.113
n_activity=9849 dram_eff=0.3696
bk0: 148a 31824i bk1: 88a 32015i bk2: 120a 31916i bk3: 128a 31860i bk4: 124a 31915i bk5: 104a 31941i bk6: 120a 31922i bk7: 128a 31902i bk8: 96a 31993i bk9: 100a 31983i bk10: 108a 31977i bk11: 88a 32021i bk12: 112a 31978i bk13: 148a 31903i bk14: 84a 32014i bk15: 124a 31919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989011
Row_Buffer_Locality_read = 0.989011
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155605
Bank_Level_Parallism_Col = 1.147451
Bank_Level_Parallism_Ready = 1.030220
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147451 

BW Util details:
bwutil = 0.112973 
total_CMD = 32220 
util_bw = 3640 
Wasted_Col = 2175 
Wasted_Row = 245 
Idle = 26160 

BW Util Bottlenecks: 
RCDc_limit = 486 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1767 
rwq = 0 
CCDLc_limit_alone = 1767 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30344 
Read = 1820 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1820 
total_req = 1820 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1820 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.056487 
Either_Row_CoL_Bus_Util = 0.058225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.242582
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30400 n_act=36 n_pre=20 n_ref_event=0 n_req=1764 n_rd=1764 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1095
n_activity=9556 dram_eff=0.3692
bk0: 136a 31832i bk1: 120a 31911i bk2: 116a 31941i bk3: 132a 31851i bk4: 100a 31948i bk5: 124a 31914i bk6: 100a 31962i bk7: 136a 31896i bk8: 84a 32002i bk9: 92a 31969i bk10: 100a 31995i bk11: 104a 31973i bk12: 84a 32014i bk13: 112a 31945i bk14: 96a 32016i bk15: 128a 31972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988662
Row_Buffer_Locality_read = 0.988662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213262
Bank_Level_Parallism_Col = 1.197784
Bank_Level_Parallism_Ready = 1.060023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.197784 

BW Util details:
bwutil = 0.109497 
total_CMD = 32220 
util_bw = 3528 
Wasted_Col = 1951 
Wasted_Row = 198 
Idle = 26543 

BW Util Bottlenecks: 
RCDc_limit = 417 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1600 
rwq = 0 
CCDLc_limit_alone = 1600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30400 
Read = 1764 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1764 
total_req = 1764 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1764 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.054749 
Either_Row_CoL_Bus_Util = 0.056487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.229392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.229392
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30288 n_act=36 n_pre=20 n_ref_event=0 n_req=1876 n_rd=1876 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1164
n_activity=10340 dram_eff=0.3629
bk0: 152a 31838i bk1: 168a 31802i bk2: 128a 31881i bk3: 88a 31978i bk4: 124a 31916i bk5: 100a 32014i bk6: 112a 31963i bk7: 128a 31921i bk8: 84a 32033i bk9: 92a 31996i bk10: 136a 31936i bk11: 96a 31986i bk12: 88a 32033i bk13: 120a 31964i bk14: 120a 31929i bk15: 140a 31904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989339
Row_Buffer_Locality_read = 0.989339
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131260
Bank_Level_Parallism_Col = 1.123855
Bank_Level_Parallism_Ready = 1.014392
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123855 

BW Util details:
bwutil = 0.116449 
total_CMD = 32220 
util_bw = 3752 
Wasted_Col = 2239 
Wasted_Row = 252 
Idle = 25977 

BW Util Bottlenecks: 
RCDc_limit = 494 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1812 
rwq = 0 
CCDLc_limit_alone = 1812 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30288 
Read = 1876 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1876 
total_req = 1876 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1876 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.058225 
Either_Row_CoL_Bus_Util = 0.059963 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.199038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.199038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30168 n_act=36 n_pre=20 n_ref_event=0 n_req=1996 n_rd=1996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1239
n_activity=10228 dram_eff=0.3903
bk0: 144a 31883i bk1: 192a 31686i bk2: 132a 31849i bk3: 104a 31943i bk4: 120a 31935i bk5: 124a 31834i bk6: 116a 31945i bk7: 152a 31833i bk8: 140a 31883i bk9: 120a 31895i bk10: 96a 31979i bk11: 72a 32047i bk12: 140a 31888i bk13: 124a 31929i bk14: 120a 31976i bk15: 100a 32019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989980
Row_Buffer_Locality_read = 0.989980
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218602
Bank_Level_Parallism_Col = 1.206367
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.206367 

BW Util details:
bwutil = 0.123898 
total_CMD = 32220 
util_bw = 3992 
Wasted_Col = 2190 
Wasted_Row = 207 
Idle = 25831 

BW Util Bottlenecks: 
RCDc_limit = 460 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1798 
rwq = 0 
CCDLc_limit_alone = 1798 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30168 
Read = 1996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1996 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1996 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.061949 
Either_Row_CoL_Bus_Util = 0.063687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.319646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.319646
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30288 n_act=36 n_pre=20 n_ref_event=0 n_req=1876 n_rd=1876 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1164
n_activity=10534 dram_eff=0.3562
bk0: 124a 31879i bk1: 144a 31909i bk2: 152a 31843i bk3: 120a 31927i bk4: 128a 31909i bk5: 124a 31906i bk6: 172a 31824i bk7: 84a 32036i bk8: 96a 32012i bk9: 72a 32054i bk10: 100a 31998i bk11: 124a 31935i bk12: 128a 31951i bk13: 116a 31931i bk14: 108a 32009i bk15: 84a 32011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989339
Row_Buffer_Locality_read = 0.989339
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.128304
Bank_Level_Parallism_Ready = 1.028237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128304 

BW Util details:
bwutil = 0.116449 
total_CMD = 32220 
util_bw = 3752 
Wasted_Col = 2216 
Wasted_Row = 228 
Idle = 26024 

BW Util Bottlenecks: 
RCDc_limit = 483 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1824 
rwq = 0 
CCDLc_limit_alone = 1824 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30288 
Read = 1876 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1876 
total_req = 1876 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1876 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.058225 
Either_Row_CoL_Bus_Util = 0.059963 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.172253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.172253
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30196 n_act=36 n_pre=20 n_ref_event=0 n_req=1968 n_rd=1968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1222
n_activity=10583 dram_eff=0.3719
bk0: 160a 31778i bk1: 152a 31862i bk2: 148a 31887i bk3: 140a 31854i bk4: 108a 31926i bk5: 84a 31964i bk6: 112a 31969i bk7: 92a 31992i bk8: 112a 31950i bk9: 116a 31945i bk10: 100a 32040i bk11: 104a 31994i bk12: 116a 31973i bk13: 128a 31935i bk14: 156a 31877i bk15: 140a 31884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989837
Row_Buffer_Locality_read = 0.989837
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176293
Bank_Level_Parallism_Col = 1.163809
Bank_Level_Parallism_Ready = 1.044207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163809 

BW Util details:
bwutil = 0.122160 
total_CMD = 32220 
util_bw = 3936 
Wasted_Col = 2216 
Wasted_Row = 218 
Idle = 25850 

BW Util Bottlenecks: 
RCDc_limit = 475 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1805 
rwq = 0 
CCDLc_limit_alone = 1805 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30196 
Read = 1968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1968 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1968 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.061080 
Either_Row_CoL_Bus_Util = 0.062818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.310273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.310273
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32220 n_nop=30421 n_act=36 n_pre=20 n_ref_event=0 n_req=1744 n_rd=1744 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1083
n_activity=9677 dram_eff=0.3604
bk0: 128a 31920i bk1: 124a 31921i bk2: 128a 31948i bk3: 120a 31912i bk4: 96a 31961i bk5: 128a 31862i bk6: 92a 32020i bk7: 92a 31998i bk8: 100a 32008i bk9: 108a 31976i bk10: 104a 31973i bk11: 100a 32014i bk12: 136a 31957i bk13: 104a 31980i bk14: 88a 32018i bk15: 96a 31977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988532
Row_Buffer_Locality_read = 0.988532
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150448
Bank_Level_Parallism_Col = 1.140270
Bank_Level_Parallism_Ready = 1.018338
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140270 

BW Util details:
bwutil = 0.108256 
total_CMD = 32220 
util_bw = 3488 
Wasted_Col = 1971 
Wasted_Row = 246 
Idle = 26515 

BW Util Bottlenecks: 
RCDc_limit = 468 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1589 
rwq = 0 
CCDLc_limit_alone = 1589 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32220 
n_nop = 30421 
Read = 1744 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1744 
total_req = 1744 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1744 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.054128 
Either_Row_CoL_Bus_Util = 0.055835 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000556 
queue_avg = 0.167598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.167598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1585, Miss = 969, Miss_rate = 0.611, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[1]: Access = 1439, Miss = 903, Miss_rate = 0.628, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[2]: Access = 1713, Miss = 1133, Miss_rate = 0.661, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[3]: Access = 1404, Miss = 896, Miss_rate = 0.638, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[4]: Access = 1575, Miss = 984, Miss_rate = 0.625, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[5]: Access = 1537, Miss = 967, Miss_rate = 0.629, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[6]: Access = 1628, Miss = 1050, Miss_rate = 0.645, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[7]: Access = 1680, Miss = 1053, Miss_rate = 0.627, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[8]: Access = 1698, Miss = 1190, Miss_rate = 0.701, Pending_hits = 397, Reservation_fails = 0
L2_cache_bank[9]: Access = 1671, Miss = 1117, Miss_rate = 0.668, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[10]: Access = 1585, Miss = 976, Miss_rate = 0.616, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[11]: Access = 1557, Miss = 990, Miss_rate = 0.636, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[12]: Access = 1510, Miss = 955, Miss_rate = 0.632, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[13]: Access = 1563, Miss = 945, Miss_rate = 0.605, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[14]: Access = 1512, Miss = 861, Miss_rate = 0.569, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[15]: Access = 1549, Miss = 1117, Miss_rate = 0.721, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[16]: Access = 1590, Miss = 1015, Miss_rate = 0.638, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[17]: Access = 1588, Miss = 1100, Miss_rate = 0.693, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[18]: Access = 1474, Miss = 887, Miss_rate = 0.602, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[19]: Access = 1707, Miss = 1129, Miss_rate = 0.661, Pending_hits = 396, Reservation_fails = 0
L2_cache_bank[20]: Access = 1614, Miss = 975, Miss_rate = 0.604, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[21]: Access = 1689, Miss = 1120, Miss_rate = 0.663, Pending_hits = 418, Reservation_fails = 0
L2_cache_bank[22]: Access = 1545, Miss = 958, Miss_rate = 0.620, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[23]: Access = 1527, Miss = 926, Miss_rate = 0.606, Pending_hits = 306, Reservation_fails = 0
L2_total_cache_accesses = 37940
L2_total_cache_misses = 24216
L2_total_cache_miss_rate = 0.6383
L2_total_cache_pending_hits = 8315
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16981
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=37940
icnt_total_pkts_simt_to_mem=37940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.34659
	minimum = 5
	maximum = 93
Network latency average = 8.34659
	minimum = 5
	maximum = 93
Slowest packet = 745
Flit latency average = 8.34659
	minimum = 5
	maximum = 93
Slowest flit = 745
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0799009
	minimum = 0.0448995 (at node 19)
	maximum = 0.0937962 (at node 30)
Accepted packet rate average = 0.0799009
	minimum = 0.0448995 (at node 19)
	maximum = 0.0937962 (at node 30)
Injected flit rate average = 0.0799009
	minimum = 0.0448995 (at node 19)
	maximum = 0.0937962 (at node 30)
Accepted flit rate average= 0.0799009
	minimum = 0.0448995 (at node 19)
	maximum = 0.0937962 (at node 30)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.34659 (1 samples)
	minimum = 5 (1 samples)
	maximum = 93 (1 samples)
Network latency average = 8.34659 (1 samples)
	minimum = 5 (1 samples)
	maximum = 93 (1 samples)
Flit latency average = 8.34659 (1 samples)
	minimum = 5 (1 samples)
	maximum = 93 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0799009 (1 samples)
	minimum = 0.0448995 (1 samples)
	maximum = 0.0937962 (1 samples)
Accepted packet rate average = 0.0799009 (1 samples)
	minimum = 0.0448995 (1 samples)
	maximum = 0.0937962 (1 samples)
Injected flit rate average = 0.0799009 (1 samples)
	minimum = 0.0448995 (1 samples)
	maximum = 0.0937962 (1 samples)
Accepted flit rate average = 0.0799009 (1 samples)
	minimum = 0.0448995 (1 samples)
	maximum = 0.0937962 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 1059230 (inst/sec)
gpgpu_simulation_rate = 1521 (cycle/sec)
gpgpu_silicon_slowdown = 931623x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3487c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34870..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34868..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34860..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34878..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3485c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34918..

GPGPU-Sim PTX: cudaLaunch for 0x0x5620e138fba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 18308
gpu_sim_insn = 12710760
gpu_ipc =     694.2736
gpu_tot_sim_cycle = 36571
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     695.1278
gpu_tot_issued_cta = 94
gpu_occupancy = 20.8681% 
gpu_tot_occupancy = 20.8692% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0723
partiton_level_parallism_total  =       2.0749
partiton_level_parallism_util =       4.0392
partiton_level_parallism_util_total  =       3.8292
L2_BW  =      93.9672 GB/Sec
L2_BW_total  =      94.0828 GB/Sec
gpu_total_sim_rate=1059230

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72732
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10018	W0_Idle:57101	W0_Scoreboard:2043101	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:188354	WS1:188364	WS2:188364	WS3:187580	
dual_issue_nums: WS0:14876	WS1:14871	WS2:14871	WS3:14712	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 581856 {8:72732,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2909280 {40:72732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 358 
max_icnt2mem_latency = 95 
maxmrqlatency = 64 
max_icnt2sh_latency = 59 
averagemflatency = 234 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 9 
mrq_lat_table:30678 	4678 	3588 	3027 	2438 	303 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47787 	28093 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23213 	37742 	11690 	3107 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	34918 	35435 	5254 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        92        52        64        80        64        60        52        60        56        72        60        80        64        36        52 
dram[1]:        76        60        64        72        80        64        56        60        92        88        64        56        64        80        92        68 
dram[2]:        80        56        56        68        76        76        72        76        76        52        64        80        64        52        76        76 
dram[3]:        64        48        72        52        72        68        68        72        72        76        48        88        60        60        76        92 
dram[4]:        80        72        72        72        68        84        64        48        80        76        96        88        72        76        80        76 
dram[5]:        64        40        56        56        68        64        76        76        60        56        64        68        68        76        60        72 
dram[6]:        60        60        68        68        60        68        56        76        52        72        52        60        56        60        56        72 
dram[7]:        52        72        72        52        80        72        76        84        56        56        68        72        64        76        88        72 
dram[8]:        84        84        56        48        72        68        68        96        88        64        68        60        76        72        64        72 
dram[9]:        48        56        72        76        68        76        96        68        56        48        68        64        76        72        76        60 
dram[10]:        64        68        84        56        68        52        72        64        60        68        64        56        92        80        84        72 
dram[11]:        64        56        72        76        68        80        72        52        64        68        60        68        76        60        48        56 
maximum service time to same row:
dram[0]:     10572     10567     11357     11336     12022     11961     12555     12938     13467     13485     14202     14351     15277     14956     15561     15563 
dram[1]:     10567     10457     11346     11449     11950     11967     12581     12559     13574     13532     14242     14386     14946     14949     15543     15574 
dram[2]:     10451     10434     11334     11363     11972     11978     12996     12856     13477     13571     14338     14197     14979     15137     15550     15576 
dram[3]:     10528     10520     11350     11376     12127     12114     12552     12871     13544     13622     14343     14365     14973     14952     15998     15547 
dram[4]:     10545     10514     11389     11501     11957     12097     12689     12712     13556     13473     14222     14206     14973     14948     15570     15973 
dram[5]:     10431     10520     11505     11354     11970     12320     12570     12568     13573     13630     14397     14351     14976     14982     15949     15639 
dram[6]:     10510     10561     11391     11373     11963     12033     12882     12876     13481     13544     14384     14193     14952     14941     15888     15559 
dram[7]:     10563     10752     11367     11368     12264     11959     12875     12937     13531     13634     14413     14377     14956     14952     15656     15594 
dram[8]:     10453     10515     11368     11338     11972     11949     12572     12549     13580     13579     14460     14474     14953     14963     15559     15542 
dram[9]:     10426     10558     11340     11589     12042     11991     12702     12568     13535     13548     14356     14358     14954     14976     15604     15900 
dram[10]:     10519     10583     11346     11344     11954     12239     12623     12695     13590     13532     14193     14341     14936     14967     15560     15587 
dram[11]:     10767     10546     11351     11359     12218     11966     12967     12926     13490     13558     14201     14401     14957     14935     15614     15573 
average row accesses per activate:
dram[0]: 48.599998 66.000000 35.599998 38.833332 64.000000 64.000000 70.666664 60.000000 68.000000 61.333332 72.000000 61.333332 80.000000 81.333336 38.666668 54.666668 
dram[1]: 56.599998 51.799999 36.166668 56.400002 81.333336 55.000000 66.666664 72.000000 86.666664 66.666664 77.333336 76.000000 69.333336 72.000000 96.000000 73.333336 
dram[2]: 53.000000 41.599998 34.166668 38.166668 61.000000 60.000000 77.333336 85.333336 69.333336 60.000000 74.666664 78.666664 61.333332 52.000000 84.000000 76.000000 
dram[3]: 56.200001 43.200001 48.666668 54.000000 53.000000 58.000000 68.000000 81.333336 74.666664 89.333336 60.000000 78.666664 70.666664 73.333336 85.333336 81.333336 
dram[4]: 67.800003 65.400002 46.500000 44.333332 65.000000 78.000000 66.666664 62.666668 86.666664 93.333336 89.333336 82.666664 82.666664 92.000000 89.333336 77.333336 
dram[5]: 58.000000 37.599998 42.166668 39.166668 81.333336 54.000000 77.333336 84.000000 53.333332 53.333332 65.333336 73.333336 78.666664 93.333336 65.333336 72.000000 
dram[6]: 50.000000 46.000000 35.166668 41.500000 52.000000 81.333336 80.000000 81.333336 58.666668 74.666664 68.000000 73.333336 66.666664 65.333336 62.666668 78.666664 
dram[7]: 49.200001 58.599998 48.799999 34.500000 66.000000 63.000000 89.333336 85.333336 74.666664 69.333336 81.333336 73.333336 74.666664 86.666664 89.333336 82.666664 
dram[8]: 49.799999 57.200001 41.833332 41.400002 67.000000 53.000000 73.333336 84.000000 92.000000 80.000000 65.333336 60.000000 77.333336 74.666664 89.333336 74.666664 
dram[9]: 45.000000 49.000000 55.400002 53.799999 63.000000 59.000000 94.666664 80.000000 60.000000 56.000000 72.000000 77.333336 89.333336 74.666664 85.333336 72.000000 
dram[10]: 50.599998 55.200001 44.833332 49.500000 57.000000 43.000000 84.000000 73.333336 68.000000 70.666664 77.333336 66.666664 81.333336 76.000000 96.000000 89.333336 
dram[11]: 43.599998 48.599998 43.666668 46.166668 59.000000 63.000000 64.000000 61.333332 57.333332 70.666664 64.000000 62.666668 81.333336 72.000000 57.333332 72.000000 
average row locality = 44714/710 = 62.977467
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       243       330       178       233       256       256       212       180       204       184       216       184       240       244       116       164 
dram[1]:       283       259       217       282       244       220       200       216       260       200       232       228       208       216       288       220 
dram[2]:       265       208       205       229       244       240       232       256       208       180       224       236       184       156       252       228 
dram[3]:       281       216       292       270       212       232       204       244       224       268       180       236       212       220       256       244 
dram[4]:       339       327       279       266       260       312       200       188       260       280       268       248       248       276       268       232 
dram[5]:       290       188       253       235       244       216       232       252       160       160       196       220       236       280       196       216 
dram[6]:       250       230       211       249       208       244       240       244       176       224       204       220       200       196       188       236 
dram[7]:       246       293       244       207       264       252       268       256       224       208       244       220       224       260       268       248 
dram[8]:       249       286       251       207       268       212       220       252       276       240       196       180       232       224       268       224 
dram[9]:       225       245       277       269       252       236       284       240       180       168       216       232       268       224       256       216 
dram[10]:       253       276       269       297       228       172       252       220       204       212       232       200       244       228       288       268 
dram[11]:       218       243       262       277       236       252       192       184       172       212       192       188       244       216       172       216 
total dram reads = 44714
bank skew: 339/116 = 2.92
chip skew: 4251/3440 = 1.24
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        425       428       499       465       396       383       397       416       390       375       397       385       374       356       404       395
dram[1]:        382       423       454       407       369       399       376       409       377       398       381       361       377       355       369       374
dram[2]:        438       518       436       431       393       402       377       373       412       431       375       364       375       436       376       382
dram[3]:        422       463       437       427       371       393       371       391       370       385       382       368       364       347       365       383
dram[4]:        425       419       428       450       381       382       387       385       365       365       375       367       339       347       364       370
dram[5]:        492       507       438       455       385       409       380       380       453       413       379       355       353       350       343       377
dram[6]:        485       444       474       425       361       394       358       381       405       383       381       385       382       380       384       364
dram[7]:        476       415       401       449       382       408       376       386       370       386       382       362       358       366       341       344
dram[8]:        436       470       409       408       395       398       367       356       357       390       398       437       355       349       359       351
dram[9]:        462       450       419       428       414       382       401       389       432       421       365       382       366       386       346       350
dram[10]:        484       448       467       388       401       401       367       377       388       387       372       391       370       381       347       352
dram[11]:        416       429       455       474       391       385       454       407       404       389       370       416       380       367       347       380
maximum mf latency per bank:
dram[0]:        302       352       287       297       300       305       308       312       289       313       289       286       291       306       276       278
dram[1]:        288       321       293       291       319       308       317       310       305       300       287       282       287       285       283       276
dram[2]:        307       324       296       288       312       328       300       309       293       302       289       292       282       285       273       281
dram[3]:        330       327       291       299       304       297       292       308       326       297       296       272       280       286       274       277
dram[4]:        358       336       311       295       301       336       314       293       305       298       289       299       284       283       284       282
dram[5]:        345       281       290       295       296       330       291       293       282       286       280       279       285       290       280       282
dram[6]:        318       301       320       305       318       317       294       329       296       290       282       287       282       279       288       280
dram[7]:        320       335       280       288       300       309       321       306       320       333       290       296       293       292       283       279
dram[8]:        334       356       310       296       311       328       297       305       302       300       299       283       276       285       282       281
dram[9]:        301       315       288       300       294       310       311       321       289       286       287       291       288       290       280       282
dram[10]:        355       324       299       301       321       318       307       326       296       309       309       294       286       277       277       276
dram[11]:        312       299       300       285       309       311       305       300       281       293       284       287       284       290       286       281
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60945 n_act=75 n_pre=59 n_ref_event=0 n_req=3440 n_rd=3440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1066
n_activity=18791 dram_eff=0.3661
bk0: 243a 63917i bk1: 330a 63652i bk2: 178a 64058i bk3: 233a 63895i bk4: 256a 63761i bk5: 256a 63843i bk6: 212a 63935i bk7: 180a 64029i bk8: 204a 64056i bk9: 184a 64055i bk10: 216a 64022i bk11: 184a 64046i bk12: 240a 63906i bk13: 244a 63903i bk14: 116a 64208i bk15: 164a 64081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982849
Row_Buffer_Locality_read = 0.982849
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198206
Bank_Level_Parallism_Col = 1.176711
Bank_Level_Parallism_Ready = 1.040976
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176711 

BW Util details:
bwutil = 0.106635 
total_CMD = 64519 
util_bw = 6880 
Wasted_Col = 3970 
Wasted_Row = 615 
Idle = 53054 

BW Util Bottlenecks: 
RCDc_limit = 1004 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3120 
rwq = 0 
CCDLc_limit_alone = 3120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60945 
Read = 3440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3440 
total_req = 3440 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3440 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.053318 
Either_Row_CoL_Bus_Util = 0.055395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.305011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.305011
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60614 n_act=74 n_pre=58 n_ref_event=0 n_req=3773 n_rd=3773 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.117
n_activity=19879 dram_eff=0.3796
bk0: 283a 63861i bk1: 259a 63783i bk2: 217a 63876i bk3: 282a 63793i bk4: 244a 63925i bk5: 220a 63907i bk6: 200a 64001i bk7: 216a 63898i bk8: 260a 63871i bk9: 200a 64044i bk10: 232a 63980i bk11: 228a 63982i bk12: 208a 64011i bk13: 216a 64015i bk14: 288a 63829i bk15: 220a 63974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984628
Row_Buffer_Locality_read = 0.984628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.199202
Bank_Level_Parallism_Col = 1.172609
Bank_Level_Parallism_Ready = 1.040541
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172609 

BW Util details:
bwutil = 0.116958 
total_CMD = 64519 
util_bw = 7546 
Wasted_Col = 4275 
Wasted_Row = 554 
Idle = 52144 

BW Util Bottlenecks: 
RCDc_limit = 906 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3557 
rwq = 0 
CCDLc_limit_alone = 3557 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60614 
Read = 3773 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 3773 
total_req = 3773 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 3773 
Row_Bus_Util =  0.002046 
CoL_Bus_Util = 0.058479 
Either_Row_CoL_Bus_Util = 0.060525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.246377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.246377
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60836 n_act=76 n_pre=60 n_ref_event=0 n_req=3547 n_rd=3547 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.11
n_activity=19040 dram_eff=0.3726
bk0: 265a 63797i bk1: 208a 63939i bk2: 205a 63967i bk3: 229a 63942i bk4: 244a 63867i bk5: 240a 63844i bk6: 232a 63929i bk7: 256a 63878i bk8: 208a 64023i bk9: 180a 64076i bk10: 224a 63966i bk11: 236a 63906i bk12: 184a 64099i bk13: 156a 64135i bk14: 252a 63904i bk15: 228a 64014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983084
Row_Buffer_Locality_read = 0.983084
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198271
Bank_Level_Parallism_Col = 1.179129
Bank_Level_Parallism_Ready = 1.043662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179129 

BW Util details:
bwutil = 0.109952 
total_CMD = 64519 
util_bw = 7094 
Wasted_Col = 3929 
Wasted_Row = 664 
Idle = 52832 

BW Util Bottlenecks: 
RCDc_limit = 972 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3130 
rwq = 0 
CCDLc_limit_alone = 3130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60836 
Read = 3547 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3547 
total_req = 3547 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3547 
Row_Bus_Util =  0.002108 
CoL_Bus_Util = 0.054976 
Either_Row_CoL_Bus_Util = 0.057084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.236473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.236473
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60596 n_act=75 n_pre=59 n_ref_event=0 n_req=3791 n_rd=3791 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1175
n_activity=20219 dram_eff=0.375
bk0: 281a 63836i bk1: 216a 63965i bk2: 292a 63795i bk3: 270a 63791i bk4: 212a 63962i bk5: 232a 63916i bk6: 204a 64054i bk7: 244a 63920i bk8: 224a 63970i bk9: 268a 63830i bk10: 180a 64062i bk11: 236a 63986i bk12: 212a 64006i bk13: 220a 63991i bk14: 256a 63934i bk15: 244a 63914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984437
Row_Buffer_Locality_read = 0.984437
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177477
Bank_Level_Parallism_Col = 1.153004
Bank_Level_Parallism_Ready = 1.030575
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153004 

BW Util details:
bwutil = 0.117516 
total_CMD = 64519 
util_bw = 7582 
Wasted_Col = 4285 
Wasted_Row = 606 
Idle = 52046 

BW Util Bottlenecks: 
RCDc_limit = 977 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3461 
rwq = 0 
CCDLc_limit_alone = 3461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60596 
Read = 3791 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3791 
total_req = 3791 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3791 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.058758 
Either_Row_CoL_Bus_Util = 0.060804 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000510 
queue_avg = 0.246098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.246098
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60133 n_act=76 n_pre=60 n_ref_event=0 n_req=4251 n_rd=4251 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1318
n_activity=21206 dram_eff=0.4009
bk0: 339a 63650i bk1: 327a 63578i bk2: 279a 63776i bk3: 266a 63816i bk4: 260a 63847i bk5: 312a 63684i bk6: 200a 64046i bk7: 188a 64019i bk8: 260a 63905i bk9: 280a 63818i bk10: 268a 63850i bk11: 248a 63943i bk12: 248a 63944i bk13: 276a 63940i bk14: 268a 63919i bk15: 232a 63952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985886
Row_Buffer_Locality_read = 0.985886
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218802
Bank_Level_Parallism_Col = 1.202969
Bank_Level_Parallism_Ready = 1.040658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202969 

BW Util details:
bwutil = 0.131775 
total_CMD = 64519 
util_bw = 8502 
Wasted_Col = 4384 
Wasted_Row = 647 
Idle = 50986 

BW Util Bottlenecks: 
RCDc_limit = 917 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3613 
rwq = 0 
CCDLc_limit_alone = 3613 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60133 
Read = 4251 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4251 
total_req = 4251 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4251 
Row_Bus_Util =  0.002108 
CoL_Bus_Util = 0.065888 
Either_Row_CoL_Bus_Util = 0.067980 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000228 
queue_avg = 0.403308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.403308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60812 n_act=75 n_pre=59 n_ref_event=0 n_req=3574 n_rd=3574 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1108
n_activity=19291 dram_eff=0.3705
bk0: 290a 63764i bk1: 188a 64021i bk2: 253a 63853i bk3: 235a 63798i bk4: 244a 63859i bk5: 216a 63846i bk6: 232a 63946i bk7: 252a 63856i bk8: 160a 64130i bk9: 160a 64122i bk10: 196a 64040i bk11: 220a 63978i bk12: 236a 64001i bk13: 280a 63916i bk14: 196a 64055i bk15: 216a 64004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983492
Row_Buffer_Locality_read = 0.983492
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189151
Bank_Level_Parallism_Col = 1.167543
Bank_Level_Parallism_Ready = 1.035495
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167543 

BW Util details:
bwutil = 0.110789 
total_CMD = 64519 
util_bw = 7148 
Wasted_Col = 4118 
Wasted_Row = 643 
Idle = 52610 

BW Util Bottlenecks: 
RCDc_limit = 984 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3307 
rwq = 0 
CCDLc_limit_alone = 3307 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60812 
Read = 3574 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3574 
total_req = 3574 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3574 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.055395 
Either_Row_CoL_Bus_Util = 0.057456 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000270 
queue_avg = 0.263287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.263287
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60865 n_act=75 n_pre=59 n_ref_event=0 n_req=3520 n_rd=3520 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1091
n_activity=18819 dram_eff=0.3741
bk0: 250a 63821i bk1: 230a 63890i bk2: 211a 63923i bk3: 249a 63824i bk4: 208a 63914i bk5: 244a 63851i bk6: 240a 63931i bk7: 244a 63848i bk8: 176a 64037i bk9: 224a 63934i bk10: 204a 64034i bk11: 220a 63957i bk12: 200a 64010i bk13: 196a 64046i bk14: 188a 64069i bk15: 236a 64009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983239
Row_Buffer_Locality_read = 0.983239
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223816
Bank_Level_Parallism_Col = 1.195801
Bank_Level_Parallism_Ready = 1.055319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.195801 

BW Util details:
bwutil = 0.109115 
total_CMD = 64519 
util_bw = 7040 
Wasted_Col = 3937 
Wasted_Row = 571 
Idle = 52971 

BW Util Bottlenecks: 
RCDc_limit = 906 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3196 
rwq = 0 
CCDLc_limit_alone = 3196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60865 
Read = 3520 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3520 
total_req = 3520 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3520 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.054558 
Either_Row_CoL_Bus_Util = 0.056634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.287636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.287636
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60459 n_act=75 n_pre=59 n_ref_event=0 n_req=3926 n_rd=3926 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1217
n_activity=20683 dram_eff=0.3796
bk0: 246a 63855i bk1: 293a 63768i bk2: 244a 63850i bk3: 207a 63946i bk4: 264a 63847i bk5: 252a 63878i bk6: 268a 63850i bk7: 256a 63868i bk8: 224a 64000i bk9: 208a 63961i bk10: 244a 63994i bk11: 220a 63957i bk12: 224a 63973i bk13: 260a 63914i bk14: 268a 63862i bk15: 248a 63962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984972
Row_Buffer_Locality_read = 0.984972
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182764
Bank_Level_Parallism_Col = 1.162679
Bank_Level_Parallism_Ready = 1.029794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162679 

BW Util details:
bwutil = 0.121701 
total_CMD = 64519 
util_bw = 7852 
Wasted_Col = 4447 
Wasted_Row = 630 
Idle = 51590 

BW Util Bottlenecks: 
RCDc_limit = 1029 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3570 
rwq = 0 
CCDLc_limit_alone = 3570 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60459 
Read = 3926 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3926 
total_req = 3926 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3926 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.060850 
Either_Row_CoL_Bus_Util = 0.062927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.276136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.276136
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60601 n_act=75 n_pre=59 n_ref_event=0 n_req=3785 n_rd=3785 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1173
n_activity=19802 dram_eff=0.3823
bk0: 249a 63868i bk1: 286a 63670i bk2: 251a 63792i bk3: 207a 63967i bk4: 268a 63793i bk5: 212a 63830i bk6: 220a 63988i bk7: 252a 63872i bk8: 276a 63886i bk9: 240a 63917i bk10: 196a 63975i bk11: 180a 64064i bk12: 232a 63962i bk13: 224a 63989i bk14: 268a 63913i bk15: 224a 64034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984412
Row_Buffer_Locality_read = 0.984412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223614
Bank_Level_Parallism_Col = 1.196875
Bank_Level_Parallism_Ready = 1.056728
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.196875 

BW Util details:
bwutil = 0.117330 
total_CMD = 64519 
util_bw = 7570 
Wasted_Col = 4203 
Wasted_Row = 571 
Idle = 52175 

BW Util Bottlenecks: 
RCDc_limit = 955 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3419 
rwq = 0 
CCDLc_limit_alone = 3419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60601 
Read = 3785 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3785 
total_req = 3785 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3785 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.058665 
Either_Row_CoL_Bus_Util = 0.060726 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000255 
queue_avg = 0.286908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.286908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60599 n_act=74 n_pre=58 n_ref_event=0 n_req=3788 n_rd=3788 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1174
n_activity=19943 dram_eff=0.3799
bk0: 225a 63881i bk1: 245a 63889i bk2: 277a 63837i bk3: 269a 63837i bk4: 252a 63822i bk5: 236a 63838i bk6: 284a 63831i bk7: 240a 63893i bk8: 180a 64064i bk9: 168a 64131i bk10: 216a 64024i bk11: 232a 63938i bk12: 268a 63948i bk13: 224a 63945i bk14: 256a 63952i bk15: 216a 64037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984688
Row_Buffer_Locality_read = 0.984688
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202547
Bank_Level_Parallism_Col = 1.177719
Bank_Level_Parallism_Ready = 1.041436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177719 

BW Util details:
bwutil = 0.117423 
total_CMD = 64519 
util_bw = 7576 
Wasted_Col = 4112 
Wasted_Row = 576 
Idle = 52255 

BW Util Bottlenecks: 
RCDc_limit = 940 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3367 
rwq = 0 
CCDLc_limit_alone = 3367 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60599 
Read = 3788 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 3788 
total_req = 3788 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 3788 
Row_Bus_Util =  0.002046 
CoL_Bus_Util = 0.058711 
Either_Row_CoL_Bus_Util = 0.060757 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.236008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.236008
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60541 n_act=76 n_pre=60 n_ref_event=0 n_req=3843 n_rd=3843 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1191
n_activity=20061 dram_eff=0.3831
bk0: 253a 63831i bk1: 276a 63833i bk2: 269a 63854i bk3: 297a 63707i bk4: 228a 63885i bk5: 172a 63935i bk6: 252a 63872i bk7: 220a 63881i bk8: 204a 63986i bk9: 212a 63941i bk10: 232a 63944i bk11: 200a 64053i bk12: 244a 63911i bk13: 228a 63984i bk14: 288a 63863i bk15: 268a 63857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984387
Row_Buffer_Locality_read = 0.984387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224583
Bank_Level_Parallism_Col = 1.201102
Bank_Level_Parallism_Ready = 1.061638
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.201102 

BW Util details:
bwutil = 0.119128 
total_CMD = 64519 
util_bw = 7686 
Wasted_Col = 4249 
Wasted_Row = 596 
Idle = 51988 

BW Util Bottlenecks: 
RCDc_limit = 974 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3434 
rwq = 0 
CCDLc_limit_alone = 3434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60541 
Read = 3843 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3843 
total_req = 3843 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3843 
Row_Bus_Util =  0.002108 
CoL_Bus_Util = 0.059564 
Either_Row_CoL_Bus_Util = 0.061656 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000251 
queue_avg = 0.357538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.357538
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64519 n_nop=60908 n_act=76 n_pre=60 n_ref_event=0 n_req=3476 n_rd=3476 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1078
n_activity=19050 dram_eff=0.3649
bk0: 218a 63946i bk1: 243a 63926i bk2: 262a 63842i bk3: 277a 63799i bk4: 236a 63857i bk5: 252a 63808i bk6: 192a 64023i bk7: 184a 64034i bk8: 172a 64119i bk9: 212a 63965i bk10: 192a 64010i bk11: 188a 64071i bk12: 244a 63983i bk13: 216a 64026i bk14: 172a 64141i bk15: 216a 64032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982739
Row_Buffer_Locality_read = 0.982739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190687
Bank_Level_Parallism_Col = 1.168130
Bank_Level_Parallism_Ready = 1.033046
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168130 

BW Util details:
bwutil = 0.107751 
total_CMD = 64519 
util_bw = 6952 
Wasted_Col = 3874 
Wasted_Row = 654 
Idle = 53039 

BW Util Bottlenecks: 
RCDc_limit = 986 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3061 
rwq = 0 
CCDLc_limit_alone = 3061 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64519 
n_nop = 60908 
Read = 3476 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3476 
total_req = 3476 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3476 
Row_Bus_Util =  0.002108 
CoL_Bus_Util = 0.053876 
Either_Row_CoL_Bus_Util = 0.055968 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000277 
queue_avg = 0.222524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.222524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3048, Miss = 1822, Miss_rate = 0.598, Pending_hits = 668, Reservation_fails = 0
L2_cache_bank[1]: Access = 2984, Miss = 1738, Miss_rate = 0.582, Pending_hits = 625, Reservation_fails = 0
L2_cache_bank[2]: Access = 3314, Miss = 2126, Miss_rate = 0.642, Pending_hits = 775, Reservation_fails = 0
L2_cache_bank[3]: Access = 2907, Miss = 1774, Miss_rate = 0.610, Pending_hits = 639, Reservation_fails = 0
L2_cache_bank[4]: Access = 3088, Miss = 1760, Miss_rate = 0.570, Pending_hits = 636, Reservation_fails = 0
L2_cache_bank[5]: Access = 3167, Miss = 1918, Miss_rate = 0.606, Pending_hits = 685, Reservation_fails = 0
L2_cache_bank[6]: Access = 3129, Miss = 2009, Miss_rate = 0.642, Pending_hits = 680, Reservation_fails = 0
L2_cache_bank[7]: Access = 3242, Miss = 1918, Miss_rate = 0.592, Pending_hits = 714, Reservation_fails = 0
L2_cache_bank[8]: Access = 3552, Miss = 2332, Miss_rate = 0.657, Pending_hits = 832, Reservation_fails = 0
L2_cache_bank[9]: Access = 3314, Miss = 2074, Miss_rate = 0.626, Pending_hits = 723, Reservation_fails = 0
L2_cache_bank[10]: Access = 3124, Miss = 1812, Miss_rate = 0.580, Pending_hits = 684, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 1908, Miss_rate = 0.617, Pending_hits = 703, Reservation_fails = 0
L2_cache_bank[12]: Access = 3001, Miss = 1786, Miss_rate = 0.595, Pending_hits = 617, Reservation_fails = 0
L2_cache_bank[13]: Access = 3087, Miss = 1870, Miss_rate = 0.606, Pending_hits = 665, Reservation_fails = 0
L2_cache_bank[14]: Access = 3042, Miss = 1702, Miss_rate = 0.560, Pending_hits = 617, Reservation_fails = 0
L2_cache_bank[15]: Access = 3400, Miss = 2326, Miss_rate = 0.684, Pending_hits = 835, Reservation_fails = 0
L2_cache_bank[16]: Access = 3153, Miss = 1902, Miss_rate = 0.603, Pending_hits = 668, Reservation_fails = 0
L2_cache_bank[17]: Access = 3122, Miss = 2012, Miss_rate = 0.644, Pending_hits = 729, Reservation_fails = 0
L2_cache_bank[18]: Access = 2997, Miss = 1722, Miss_rate = 0.575, Pending_hits = 617, Reservation_fails = 0
L2_cache_bank[19]: Access = 3510, Miss = 2206, Miss_rate = 0.628, Pending_hits = 803, Reservation_fails = 0
L2_cache_bank[20]: Access = 3143, Miss = 1843, Miss_rate = 0.586, Pending_hits = 688, Reservation_fails = 0
L2_cache_bank[21]: Access = 3307, Miss = 2132, Miss_rate = 0.645, Pending_hits = 779, Reservation_fails = 0
L2_cache_bank[22]: Access = 3051, Miss = 1820, Miss_rate = 0.597, Pending_hits = 648, Reservation_fails = 0
L2_cache_bank[23]: Access = 3105, Miss = 1796, Miss_rate = 0.578, Pending_hits = 650, Reservation_fails = 0
L2_total_cache_accesses = 75880
L2_total_cache_misses = 46308
L2_total_cache_miss_rate = 0.6103
L2_total_cache_pending_hits = 16680
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33616
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1554
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1277
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=75880
icnt_total_pkts_simt_to_mem=75880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.01601
	minimum = 5
	maximum = 61
Network latency average = 9.01601
	minimum = 5
	maximum = 61
Slowest packet = 87592
Flit latency average = 9.01601
	minimum = 5
	maximum = 61
Slowest flit = 87592
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0797045
	minimum = 0.0447892 (at node 10)
	maximum = 0.101267 (at node 36)
Accepted packet rate average = 0.0797045
	minimum = 0.0447892 (at node 10)
	maximum = 0.101267 (at node 36)
Injected flit rate average = 0.0797045
	minimum = 0.0447892 (at node 10)
	maximum = 0.101267 (at node 36)
Accepted flit rate average= 0.0797045
	minimum = 0.0447892 (at node 10)
	maximum = 0.101267 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.6813 (2 samples)
	minimum = 5 (2 samples)
	maximum = 77 (2 samples)
Network latency average = 8.6813 (2 samples)
	minimum = 5 (2 samples)
	maximum = 77 (2 samples)
Flit latency average = 8.6813 (2 samples)
	minimum = 5 (2 samples)
	maximum = 77 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0798027 (2 samples)
	minimum = 0.0448443 (2 samples)
	maximum = 0.0975317 (2 samples)
Accepted packet rate average = 0.0798027 (2 samples)
	minimum = 0.0448443 (2 samples)
	maximum = 0.0975317 (2 samples)
Injected flit rate average = 0.0798027 (2 samples)
	minimum = 0.0448443 (2 samples)
	maximum = 0.0975317 (2 samples)
Accepted flit rate average = 0.0798027 (2 samples)
	minimum = 0.0448443 (2 samples)
	maximum = 0.0975317 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1059230 (inst/sec)
gpgpu_simulation_rate = 1523 (cycle/sec)
gpgpu_silicon_slowdown = 930400x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3487c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34870..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34868..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34860..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34878..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3485c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34918..

GPGPU-Sim PTX: cudaLaunch for 0x0x5620e138fba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 18760
gpu_sim_insn = 12710760
gpu_ipc =     677.5458
gpu_tot_sim_cycle = 55331
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     689.1666
gpu_tot_issued_cta = 141
gpu_occupancy = 20.8828% 
gpu_tot_occupancy = 20.8737% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0224
partiton_level_parallism_total  =       2.0571
partiton_level_parallism_util =       3.6331
partiton_level_parallism_util_total  =       3.7615
L2_BW  =      91.7032 GB/Sec
L2_BW_total  =      93.2760 GB/Sec
gpu_total_sim_rate=1089493

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3738, 3738, 3738, 3738, 3737, 3738, 3738, 3737, 3738, 3738, 3738, 3108, 3108, 3108, 3108, 3108, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109098
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15286	W0_Idle:86497	W0_Scoreboard:3051435	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:282535	WS1:282541	WS2:282551	WS3:281370	
dual_issue_nums: WS0:22312	WS1:22309	WS2:22304	WS3:22068	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 872784 {8:109098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4363920 {40:109098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 358 
max_icnt2mem_latency = 95 
maxmrqlatency = 64 
max_icnt2sh_latency = 59 
averagemflatency = 232 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:45571 	7038 	5387 	4433 	3585 	326 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	72146 	41674 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35017 	57124 	17105 	4359 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53569 	52420 	7377 	454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        64        64        80        64        64        64        60        56        72        60        80        68        44        76 
dram[1]:        76        60        64        72        88        64        64        68        92        88        72        88        64        80        92        68 
dram[2]:        80        68        56        68        76        76        76        76        76        56        64        80        68        68        76        76 
dram[3]:        76        72        72        72        72        68        68        72        72        80        52        88        60        60        76        92 
dram[4]:        80        72        80        72        72        88        68        64        80        76        96        88        72        76        80        76 
dram[5]:        76        60        56        64        76        76        76        76        76        60        64        68        68        76        68        72 
dram[6]:        68        60        68        68        60        68        84        76        52        72        60        64        68        60        60        72 
dram[7]:        64        72        72        68        80        72        80        84        84        60        68        72        72        76        88        72 
dram[8]:        84        84        64        48        72        68        68        96        88        64        68        60        84        72        88        72 
dram[9]:        52        68        72        76        68        76        96        88        60        48        68        72        76        72        76        72 
dram[10]:        64        80        84        92        88        64        72        64        60        68        68        76        92        80        84        72 
dram[11]:        68        64        72        76        68        84        84        52        64        68        60        68        76        60        56        76 
maximum service time to same row:
dram[0]:     10572     10567     11357     11336     12022     11961     12555     12938     13467     13485     14202     14351     15277     14956     15561     15563 
dram[1]:     10567     10457     11346     11449     11950     11967     12581     12559     13574     13532     14242     14386     14946     14949     15543     15574 
dram[2]:     10451     10434     11334     11363     11972     11978     12996     12856     13477     13571     14338     14197     14979     15137     15550     15576 
dram[3]:     10528     10520     11350     11376     12127     12114     12552     12871     13544     13622     14343     14365     14973     14952     15998     15547 
dram[4]:     10545     10514     11389     11501     11957     12097     12689     12712     13556     13473     14222     14206     14973     14948     15570     15973 
dram[5]:     10431     10520     11505     11354     11970     12320     12570     12568     13573     13630     14397     14351     14976     14982     15949     15639 
dram[6]:     10510     10561     11391     11373     11963     12033     12882     12876     13481     13544     14384     14193     14952     14941     15888     15559 
dram[7]:     10563     10752     11367     11368     12264     11959     12875     12937     13531     13634     14413     14377     14956     14952     15656     15594 
dram[8]:     10453     10515     11368     11338     11972     11949     12572     12549     13580     13579     14460     14474     14953     14963     15559     15542 
dram[9]:     10426     10558     11340     11589     12042     11991     12702     12568     13535     13548     14356     14358     14954     14976     15604     15900 
dram[10]:     10519     10583     11346     11344     11954     12239     12623     12695     13590     13532     14193     14341     14936     14967     15560     15587 
dram[11]:     10767     10546     11351     11359     12218     11966     12967     12926     13490     13558     14201     14401     14957     14935     15614     15573 
average row accesses per activate:
dram[0]: 43.857143 63.714287 41.428570 43.625000 56.666668 58.000000 63.200001 62.400002 65.599998 55.200001 66.400002 61.599998 68.800003 67.199997 44.799999 62.400002 
dram[1]: 55.857143 51.285713 39.625000 56.285713 64.666664 56.000000 60.000000 62.400002 72.000000 63.200001 65.599998 68.000000 54.400002 60.000000 80.800003 63.200001 
dram[2]: 56.142857 50.857143 31.333334 42.625000 62.000000 64.666664 68.800003 75.199997 56.799999 54.400002 62.400002 70.400002 64.800003 56.799999 67.199997 61.599998 
dram[3]: 45.250000 54.285713 43.666668 44.875000 50.000000 60.000000 65.599998 68.000000 65.599998 85.599998 52.000000 66.400002 66.400002 64.800003 75.199997 72.000000 
dram[4]: 63.285713 56.428570 49.375000 47.750000 62.666668 74.000000 69.599998 64.000000 72.800003 76.000000 77.599998 72.800003 72.800003 79.199997 77.599998 70.400002 
dram[5]: 51.375000 41.142857 46.125000 44.875000 71.333336 61.333332 71.199997 72.800003 57.599998 53.599998 58.400002 60.799999 69.599998 81.599998 66.400002 66.400002 
dram[6]: 56.285713 44.285713 40.375000 41.625000 57.333332 60.666668 69.599998 69.599998 60.000000 72.000000 59.200001 61.599998 66.400002 56.799999 62.400002 72.800003 
dram[7]: 52.285713 53.857143 51.428570 40.875000 62.000000 60.000000 76.800003 71.199997 61.599998 64.800003 72.000000 66.400002 65.599998 76.000000 78.400002 72.800003 
dram[8]: 31.454546 47.375000 47.375000 46.714287 67.333336 59.333332 67.199997 73.599998 76.800003 65.599998 73.599998 56.799999 76.000000 72.000000 80.000000 68.000000 
dram[9]: 44.142857 49.285713 53.857143 52.142857 68.000000 61.333332 78.400002 74.400002 61.599998 58.400002 60.000000 69.599998 77.599998 68.800003 72.000000 62.400002 
dram[10]: 49.857143 52.125000 47.125000 47.625000 66.666664 52.666668 68.000000 66.400002 63.200001 58.400002 71.199997 68.800003 74.400002 73.599998 80.000000 72.000000 
dram[11]: 48.285713 52.428570 48.250000 48.625000 56.666668 66.000000 68.800003 55.200001 52.799999 61.599998 53.599998 51.200001 66.400002 60.000000 54.400002 69.599998 
average row locality = 66342/1108 = 59.875450
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       307       446       290       349       340       348       316       312       328       276       332       308       344       336       224       312 
dram[1]:       391       359       317       394       388       336       300       312       360       316       328       340       272       300       404       316 
dram[2]:       393       356       281       341       372       388       344       376       284       272       312       352       324       284       336       308 
dram[3]:       362       380       392       358       300       360       328       340       328       428       260       332       332       324       376       360 
dram[4]:       443       395       395       382       376       444       348       320       364       380       388       364       364       396       388       352 
dram[5]:       410       288       369       359       428       368       356       364       288       268       292       304       348       408       332       332 
dram[6]:       394       310       323       333       344       364       348       348       300       360       296       308       332       284       312       364 
dram[7]:       366       377       360       327       372       360       384       356       308       324       360       332       328       380       392       364 
dram[8]:       342       379       379       327       404       356       336       368       384       328       368       284       380       360       400       340 
dram[9]:       309       345       377       365       408       368       392       372       308       292       300       348       388       344       360       312 
dram[10]:       349       417       377       381       400       316       340       332       316       292       356       344       372       368       400       360 
dram[11]:       338       367       386       389       340       396       344       276       264       308       268       256       332       300       272       348 
total dram reads = 66334
bank skew: 446/224 = 1.99
chip skew: 6099/5168 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        464       445       462       453       414       396       399       410       390       382       388       376       387       360       385       377
dram[1]:        405       447       454       413       369       390       371       389       385       388       378       363       375       365       371       369
dram[2]:        452       499       444       452       397       389       388       394       414       432       387       377       365       413       377       392
dram[3]:        445       453       445       437       370       381       365       397       369       372       399       371       367       350       361       381
dram[4]:        457       466       428       448       388       393       369       381       365       375       362       373       353       362       354       369
dram[5]:        501       502       443       450       380       382       389       385       419       391       403       362       351       348       349       366
dram[6]:        504       455       458       425       359       388       370       382       394       385       377       390       376       385       370       366
dram[7]:        491       438       394       447       378       402       374       394       378       378       375       368       356       359       350       344
dram[8]:        447       511       408       395       387       389       367       354       366       394       380       412       355       363       362       361
dram[9]:        482       477       432       443       402       373       395       390       422       414       370       382       371       379       361       362
dram[10]:        510       468       464       393       393       385       379       372       390       386       378       386       365       369       350       366
dram[11]:        424       433       452       478       387       394       413       389       399       386       391       414       377       378       363       368
maximum mf latency per bank:
dram[0]:        302       352       287       297       300       305       308       312       290       313       289       286       291       306       292       280
dram[1]:        288       321       293       291       319       308       317       310       305       300       287       282       287       285       283       285
dram[2]:        307       324       296       288       312       328       300       309       293       302       289       292       304       301       280       282
dram[3]:        330       327       291       299       304       297       314       308       326       297       296       285       280       286       288       302
dram[4]:        358       336       311       295       301       336       314       293       305       298       289       299       284       292       284       282
dram[5]:        345       281       295       296       310       330       293       293       282       286       282       284       285       290       298       291
dram[6]:        318       301       320       305       318       317       294       329       296       297       282       287       282       280       288       286
dram[7]:        320       335       280       292       300       309       321       306       320       333       290       296       293       292       286       284
dram[8]:        334       356       310       296       311       328       298       305       302       300       312       285       302       297       287       281
dram[9]:        301       315       288       300       294       310       311       321       297       286       287       291       291       290       280       289
dram[10]:        355       324       299       301       321       318       307       326       296       309       309       294       297       280       279       296
dram[11]:        312       299       300       287       309       311       305       300       283       293       284       287       284       290       288       290
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=92250 n_act=107 n_pre=91 n_ref_event=0 n_req=5168 n_rd=5168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1059
n_activity=28209 dram_eff=0.3664
bk0: 307a 96838i bk1: 446a 96483i bk2: 290a 96904i bk3: 349a 96656i bk4: 340a 96635i bk5: 348a 96705i bk6: 316a 96791i bk7: 312a 96805i bk8: 328a 96863i bk9: 276a 96910i bk10: 332a 96834i bk11: 308a 96831i bk12: 344a 96770i bk13: 336a 96752i bk14: 224a 97041i bk15: 312a 96809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982392
Row_Buffer_Locality_read = 0.982392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188797
Bank_Level_Parallism_Col = 1.169790
Bank_Level_Parallism_Ready = 1.035210
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169088 

BW Util details:
bwutil = 0.105884 
total_CMD = 97616 
util_bw = 10336 
Wasted_Col = 5884 
Wasted_Row = 1005 
Idle = 80391 

BW Util Bottlenecks: 
RCDc_limit = 1441 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4686 
rwq = 0 
CCDLc_limit_alone = 4686 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97616 
n_nop = 92250 
Read = 5168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5168 
total_req = 5168 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5168 
Row_Bus_Util =  0.002028 
CoL_Bus_Util = 0.052942 
Either_Row_CoL_Bus_Util = 0.054970 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.275047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.275047
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=91985 n_act=107 n_pre=91 n_ref_event=0 n_req=5433 n_rd=5433 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1113
n_activity=29096 dram_eff=0.3735
bk0: 391a 96725i bk1: 359a 96616i bk2: 317a 96722i bk3: 394a 96587i bk4: 388a 96608i bk5: 336a 96721i bk6: 300a 96841i bk7: 312a 96745i bk8: 360a 96747i bk9: 316a 96879i bk10: 328a 96835i bk11: 340a 96777i bk12: 272a 96931i bk13: 300a 96900i bk14: 404a 96628i bk15: 316a 96839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983250
Row_Buffer_Locality_read = 0.983250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185706
Bank_Level_Parallism_Col = 1.162580
Bank_Level_Parallism_Ready = 1.034223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162580 

BW Util details:
bwutil = 0.111314 
total_CMD = 97616 
util_bw = 10866 
Wasted_Col = 6190 
Wasted_Row = 938 
Idle = 79622 

BW Util Bottlenecks: 
RCDc_limit = 1352 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5092 
rwq = 0 
CCDLc_limit_alone = 5092 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97616 
n_nop = 91985 
Read = 5433 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5433 
total_req = 5433 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5433 
Row_Bus_Util =  0.002028 
CoL_Bus_Util = 0.055657 
Either_Row_CoL_Bus_Util = 0.057685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.231653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.231653
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=92087 n_act=109 n_pre=93 n_ref_event=0 n_req=5324 n_rd=5323 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1091
n_activity=28671 dram_eff=0.3716
bk0: 393a 96590i bk1: 356a 96664i bk2: 281a 96806i bk3: 341a 96757i bk4: 372a 96677i bk5: 388a 96569i bk6: 344a 96738i bk7: 376a 96665i bk8: 284a 96943i bk9: 272a 96932i bk10: 312a 96837i bk11: 352a 96739i bk12: 324a 96858i bk13: 284a 96873i bk14: 336a 96771i bk15: 308a 96895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982532
Row_Buffer_Locality_read = 0.982717
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.187536
Bank_Level_Parallism_Col = 1.168296
Bank_Level_Parallism_Ready = 1.039205
write_to_read_ratio_blp_rw_average = 0.002461
GrpLevelPara = 1.168296 

BW Util details:
bwutil = 0.109142 
total_CMD = 97616 
util_bw = 10654 
Wasted_Col = 6008 
Wasted_Row = 1028 
Idle = 79926 

BW Util Bottlenecks: 
RCDc_limit = 1406 
RCDWRc_limit = 8 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 4828 
rwq = 0 
CCDLc_limit_alone = 4828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 97616 
n_nop = 92087 
Read = 5323 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5324 
total_req = 5327 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5327 
Row_Bus_Util =  0.002069 
CoL_Bus_Util = 0.054571 
Either_Row_CoL_Bus_Util = 0.056640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.236078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.236078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=91846 n_act=110 n_pre=94 n_ref_event=0 n_req=5562 n_rd=5560 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1141
n_activity=29713 dram_eff=0.3748
bk0: 362a 96695i bk1: 380a 96698i bk2: 392a 96524i bk3: 358a 96564i bk4: 300a 96810i bk5: 360a 96673i bk6: 328a 96816i bk7: 340a 96776i bk8: 328a 96798i bk9: 428a 96528i bk10: 260a 96930i bk11: 332a 96810i bk12: 332a 96816i bk13: 324a 96787i bk14: 376a 96739i bk15: 360a 96707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983100
Row_Buffer_Locality_read = 0.983453
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.176930
Bank_Level_Parallism_Col = 1.152483
Bank_Level_Parallism_Ready = 1.029792
write_to_read_ratio_blp_rw_average = 0.005063
GrpLevelPara = 1.152483 

BW Util details:
bwutil = 0.114080 
total_CMD = 97616 
util_bw = 11136 
Wasted_Col = 6479 
Wasted_Row = 978 
Idle = 79023 

BW Util Bottlenecks: 
RCDc_limit = 1433 
RCDWRc_limit = 12 
WTRc_limit = 0 
RTWc_limit = 74 
CCDLc_limit = 5234 
rwq = 0 
CCDLc_limit_alone = 5234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 97616 
n_nop = 91846 
Read = 5560 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 5562 
total_req = 5568 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 5568 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.057040 
Either_Row_CoL_Bus_Util = 0.059109 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000347 
queue_avg = 0.255604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.255604
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=91318 n_act=108 n_pre=92 n_ref_event=0 n_req=6099 n_rd=6099 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.125
n_activity=31212 dram_eff=0.3908
bk0: 443a 96491i bk1: 395a 96484i bk2: 395a 96565i bk3: 382a 96632i bk4: 376a 96667i bk5: 444a 96474i bk6: 348a 96764i bk7: 320a 96793i bk8: 364a 96734i bk9: 380a 96642i bk10: 388a 96648i bk11: 364a 96744i bk12: 364a 96762i bk13: 396a 96753i bk14: 388a 96737i bk15: 352a 96712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984916
Row_Buffer_Locality_read = 0.984916
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205112
Bank_Level_Parallism_Col = 1.190465
Bank_Level_Parallism_Ready = 1.040629
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190465 

BW Util details:
bwutil = 0.124959 
total_CMD = 97616 
util_bw = 12198 
Wasted_Col = 6462 
Wasted_Row = 1023 
Idle = 77933 

BW Util Bottlenecks: 
RCDc_limit = 1360 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5323 
rwq = 0 
CCDLc_limit_alone = 5323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97616 
n_nop = 91318 
Read = 6099 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6099 
total_req = 6099 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6099 
Row_Bus_Util =  0.002049 
CoL_Bus_Util = 0.062480 
Either_Row_CoL_Bus_Util = 0.064518 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000159 
queue_avg = 0.351428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.351428
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=91897 n_act=109 n_pre=93 n_ref_event=0 n_req=5515 n_rd=5514 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1131
n_activity=29390 dram_eff=0.3755
bk0: 410a 96523i bk1: 288a 96824i bk2: 369a 96687i bk3: 359a 96551i bk4: 428a 96442i bk5: 368a 96570i bk6: 356a 96713i bk7: 364a 96680i bk8: 288a 96919i bk9: 268a 96934i bk10: 292a 96922i bk11: 304a 96831i bk12: 348a 96844i bk13: 408a 96715i bk14: 332a 96851i bk15: 332a 96795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983137
Row_Buffer_Locality_read = 0.983315
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.182891
Bank_Level_Parallism_Col = 1.162303
Bank_Level_Parallism_Ready = 1.034945
write_to_read_ratio_blp_rw_average = 0.001077
GrpLevelPara = 1.162303 

BW Util details:
bwutil = 0.113055 
total_CMD = 97616 
util_bw = 11036 
Wasted_Col = 6365 
Wasted_Row = 1008 
Idle = 79207 

BW Util Bottlenecks: 
RCDc_limit = 1423 
RCDWRc_limit = 9 
WTRc_limit = 17 
RTWc_limit = 1 
CCDLc_limit = 5160 
rwq = 0 
CCDLc_limit_alone = 5160 
WTRc_limit_alone = 17 
RTWc_limit_alone = 1 

Commands details: 
total_CMD = 97616 
n_nop = 91897 
Read = 5514 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5515 
total_req = 5518 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5518 
Row_Bus_Util =  0.002069 
CoL_Bus_Util = 0.056528 
Either_Row_CoL_Bus_Util = 0.058587 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000175 
queue_avg = 0.272128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.272128
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=92096 n_act=108 n_pre=92 n_ref_event=0 n_req=5320 n_rd=5320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.109
n_activity=28593 dram_eff=0.3721
bk0: 394a 96591i bk1: 310a 96783i bk2: 323a 96738i bk3: 333a 96716i bk4: 344a 96686i bk5: 364a 96596i bk6: 348a 96738i bk7: 348a 96651i bk8: 300a 96879i bk9: 360a 96653i bk10: 296a 96899i bk11: 308a 96793i bk12: 332a 96790i bk13: 284a 96937i bk14: 312a 96858i bk15: 364a 96838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982707
Row_Buffer_Locality_read = 0.982707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197680
Bank_Level_Parallism_Col = 1.175465
Bank_Level_Parallism_Ready = 1.050704
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175465 

BW Util details:
bwutil = 0.108999 
total_CMD = 97616 
util_bw = 10640 
Wasted_Col = 6042 
Wasted_Row = 972 
Idle = 79962 

BW Util Bottlenecks: 
RCDc_limit = 1369 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4871 
rwq = 0 
CCDLc_limit_alone = 4871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97616 
n_nop = 92096 
Read = 5320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 5320 
total_req = 5320 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 5320 
Row_Bus_Util =  0.002049 
CoL_Bus_Util = 0.054499 
Either_Row_CoL_Bus_Util = 0.056548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.259005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.259005
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=91728 n_act=107 n_pre=91 n_ref_event=0 n_req=5690 n_rd=5690 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=30261 dram_eff=0.3761
bk0: 366a 96677i bk1: 377a 96633i bk2: 360a 96670i bk3: 327a 96777i bk4: 372a 96665i bk5: 360a 96717i bk6: 384a 96651i bk7: 356a 96678i bk8: 308a 96886i bk9: 324a 96774i bk10: 360a 96816i bk11: 332a 96780i bk12: 328a 96805i bk13: 380a 96698i bk14: 392a 96613i bk15: 364a 96791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984007
Row_Buffer_Locality_read = 0.984007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.180060
Bank_Level_Parallism_Col = 1.161369
Bank_Level_Parallism_Ready = 1.027226
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161369 

BW Util details:
bwutil = 0.116579 
total_CMD = 97616 
util_bw = 11380 
Wasted_Col = 6409 
Wasted_Row = 993 
Idle = 78834 

BW Util Bottlenecks: 
RCDc_limit = 1461 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5153 
rwq = 0 
CCDLc_limit_alone = 5153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97616 
n_nop = 91728 
Read = 5690 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5690 
total_req = 5690 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5690 
Row_Bus_Util =  0.002028 
CoL_Bus_Util = 0.058290 
Either_Row_CoL_Bus_Util = 0.060318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.251332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.251332
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=91658 n_act=112 n_pre=96 n_ref_event=0 n_req=5739 n_rd=5735 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.1178
n_activity=30041 dram_eff=0.3829
bk0: 342a 96514i bk1: 379a 96498i bk2: 379a 96568i bk3: 327a 96764i bk4: 404a 96521i bk5: 356a 96594i bk6: 336a 96813i bk7: 368a 96680i bk8: 384a 96675i bk9: 328a 96787i bk10: 368a 96561i bk11: 284a 96919i bk12: 380a 96702i bk13: 360a 96774i bk14: 400a 96732i bk15: 340a 96843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983272
Row_Buffer_Locality_read = 0.983609
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.220233
Bank_Level_Parallism_Col = 1.198535
Bank_Level_Parallism_Ready = 1.054012
write_to_read_ratio_blp_rw_average = 0.006212
GrpLevelPara = 1.195476 

BW Util details:
bwutil = 0.117829 
total_CMD = 97616 
util_bw = 11502 
Wasted_Col = 6324 
Wasted_Row = 989 
Idle = 78801 

BW Util Bottlenecks: 
RCDc_limit = 1425 
RCDWRc_limit = 14 
WTRc_limit = 17 
RTWc_limit = 32 
CCDLc_limit = 5099 
rwq = 0 
CCDLc_limit_alone = 5099 
WTRc_limit_alone = 17 
RTWc_limit_alone = 32 

Commands details: 
total_CMD = 97616 
n_nop = 91658 
Read = 5735 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 5739 
total_req = 5751 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 5751 
Row_Bus_Util =  0.002131 
CoL_Bus_Util = 0.058915 
Either_Row_CoL_Bus_Util = 0.061035 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000168 
queue_avg = 0.282126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.282126
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=91832 n_act=106 n_pre=90 n_ref_event=0 n_req=5588 n_rd=5588 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1145
n_activity=29294 dram_eff=0.3815
bk0: 309a 96755i bk1: 345a 96726i bk2: 377a 96690i bk3: 365a 96679i bk4: 408a 96591i bk5: 368a 96580i bk6: 392a 96642i bk7: 372a 96668i bk8: 308a 96805i bk9: 292a 96884i bk10: 300a 96914i bk11: 348a 96737i bk12: 388a 96764i bk13: 344a 96750i bk14: 360a 96805i bk15: 312a 96905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983894
Row_Buffer_Locality_read = 0.983894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192213
Bank_Level_Parallism_Col = 1.167464
Bank_Level_Parallism_Ready = 1.038819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167398 

BW Util details:
bwutil = 0.114489 
total_CMD = 97616 
util_bw = 11176 
Wasted_Col = 6196 
Wasted_Row = 907 
Idle = 79337 

BW Util Bottlenecks: 
RCDc_limit = 1380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5077 
rwq = 0 
CCDLc_limit_alone = 5077 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97616 
n_nop = 91832 
Read = 5588 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 5588 
total_req = 5588 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 5588 
Row_Bus_Util =  0.002008 
CoL_Bus_Util = 0.057245 
Either_Row_CoL_Bus_Util = 0.059253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.234746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.234746
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=91695 n_act=109 n_pre=93 n_ref_event=0 n_req=5720 n_rd=5720 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1172
n_activity=29836 dram_eff=0.3834
bk0: 349a 96729i bk1: 417a 96554i bk2: 377a 96674i bk3: 381a 96591i bk4: 400a 96550i bk5: 316a 96675i bk6: 340a 96722i bk7: 332a 96708i bk8: 316a 96791i bk9: 292a 96826i bk10: 356a 96743i bk11: 344a 96784i bk12: 372a 96673i bk13: 368a 96729i bk14: 400a 96705i bk15: 360a 96703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983741
Row_Buffer_Locality_read = 0.983741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214119
Bank_Level_Parallism_Col = 1.193898
Bank_Level_Parallism_Ready = 1.057662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193898 

BW Util details:
bwutil = 0.117194 
total_CMD = 97616 
util_bw = 11440 
Wasted_Col = 6262 
Wasted_Row = 976 
Idle = 78938 

BW Util Bottlenecks: 
RCDc_limit = 1430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5044 
rwq = 0 
CCDLc_limit_alone = 5044 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97616 
n_nop = 91695 
Read = 5720 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5720 
total_req = 5720 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5720 
Row_Bus_Util =  0.002069 
CoL_Bus_Util = 0.058597 
Either_Row_CoL_Bus_Util = 0.060656 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000169 
queue_avg = 0.313996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.313996
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=97616 n_nop=92233 n_act=108 n_pre=92 n_ref_event=0 n_req=5184 n_rd=5184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1062
n_activity=28112 dram_eff=0.3688
bk0: 338a 96737i bk1: 367a 96713i bk2: 386a 96645i bk3: 389a 96639i bk4: 340a 96682i bk5: 396a 96521i bk6: 344a 96721i bk7: 276a 96884i bk8: 264a 96965i bk9: 308a 96795i bk10: 268a 96899i bk11: 256a 97001i bk12: 332a 96856i bk13: 300a 96889i bk14: 272a 96988i bk15: 348a 96794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982253
Row_Buffer_Locality_read = 0.982253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191768
Bank_Level_Parallism_Col = 1.168339
Bank_Level_Parallism_Ready = 1.037001
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168339 

BW Util details:
bwutil = 0.106212 
total_CMD = 97616 
util_bw = 10368 
Wasted_Col = 5795 
Wasted_Row = 992 
Idle = 80461 

BW Util Bottlenecks: 
RCDc_limit = 1400 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4641 
rwq = 0 
CCDLc_limit_alone = 4641 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97616 
n_nop = 92233 
Read = 5184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 5184 
total_req = 5184 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 5184 
Row_Bus_Util =  0.002049 
CoL_Bus_Util = 0.053106 
Either_Row_CoL_Bus_Util = 0.055145 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000186 
queue_avg = 0.212629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.212629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4548, Miss = 2682, Miss_rate = 0.590, Pending_hits = 990, Reservation_fails = 0
L2_cache_bank[1]: Access = 4608, Miss = 2606, Miss_rate = 0.566, Pending_hits = 934, Reservation_fails = 0
L2_cache_bank[2]: Access = 4804, Miss = 2994, Miss_rate = 0.623, Pending_hits = 1089, Reservation_fails = 0
L2_cache_bank[3]: Access = 4277, Miss = 2566, Miss_rate = 0.600, Pending_hits = 899, Reservation_fails = 0
L2_cache_bank[4]: Access = 4749, Miss = 2624, Miss_rate = 0.553, Pending_hits = 984, Reservation_fails = 0
L2_cache_bank[5]: Access = 4814, Miss = 2835, Miss_rate = 0.589, Pending_hits = 1032, Reservation_fails = 0
L2_cache_bank[6]: Access = 4508, Miss = 2818, Miss_rate = 0.625, Pending_hits = 949, Reservation_fails = 0
L2_cache_bank[7]: Access = 4899, Miss = 2888, Miss_rate = 0.590, Pending_hits = 1072, Reservation_fails = 0
L2_cache_bank[8]: Access = 5185, Miss = 3268, Miss_rate = 0.630, Pending_hits = 1160, Reservation_fails = 0
L2_cache_bank[9]: Access = 4944, Miss = 2986, Miss_rate = 0.604, Pending_hits = 1049, Reservation_fails = 0
L2_cache_bank[10]: Access = 4788, Miss = 2752, Miss_rate = 0.575, Pending_hits = 993, Reservation_fails = 0
L2_cache_bank[11]: Access = 4772, Miss = 2908, Miss_rate = 0.609, Pending_hits = 1048, Reservation_fails = 0
L2_cache_bank[12]: Access = 4605, Miss = 2706, Miss_rate = 0.588, Pending_hits = 933, Reservation_fails = 0
L2_cache_bank[13]: Access = 4609, Miss = 2750, Miss_rate = 0.597, Pending_hits = 972, Reservation_fails = 0
L2_cache_bank[14]: Access = 4478, Miss = 2458, Miss_rate = 0.549, Pending_hits = 869, Reservation_fails = 0
L2_cache_bank[15]: Access = 4967, Miss = 3334, Miss_rate = 0.671, Pending_hits = 1190, Reservation_fails = 0
L2_cache_bank[16]: Access = 4704, Miss = 2783, Miss_rate = 0.592, Pending_hits = 949, Reservation_fails = 0
L2_cache_bank[17]: Access = 4908, Miss = 3102, Miss_rate = 0.632, Pending_hits = 1107, Reservation_fails = 0
L2_cache_bank[18]: Access = 4477, Miss = 2522, Miss_rate = 0.563, Pending_hits = 905, Reservation_fails = 0
L2_cache_bank[19]: Access = 5294, Miss = 3206, Miss_rate = 0.606, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[20]: Access = 4782, Miss = 2708, Miss_rate = 0.566, Pending_hits = 1022, Reservation_fails = 0
L2_cache_bank[21]: Access = 4935, Miss = 3144, Miss_rate = 0.637, Pending_hits = 1118, Reservation_fails = 0
L2_cache_bank[22]: Access = 4494, Miss = 2652, Miss_rate = 0.590, Pending_hits = 946, Reservation_fails = 0
L2_cache_bank[23]: Access = 4671, Miss = 2672, Miss_rate = 0.572, Pending_hits = 971, Reservation_fails = 0
L2_total_cache_accesses = 113820
L2_total_cache_misses = 67964
L2_total_cache_miss_rate = 0.5971
L2_total_cache_pending_hits = 24348
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49832
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1306
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=113820
icnt_total_pkts_simt_to_mem=113820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.44843
	minimum = 5
	maximum = 74
Network latency average = 8.44843
	minimum = 5
	maximum = 74
Slowest packet = 153190
Flit latency average = 8.44843
	minimum = 5
	maximum = 74
Slowest flit = 153190
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0777842
	minimum = 0.04371 (at node 1)
	maximum = 0.0952026 (at node 45)
Accepted packet rate average = 0.0777842
	minimum = 0.04371 (at node 1)
	maximum = 0.0952026 (at node 45)
Injected flit rate average = 0.0777842
	minimum = 0.04371 (at node 1)
	maximum = 0.0952026 (at node 45)
Accepted flit rate average= 0.0777842
	minimum = 0.04371 (at node 1)
	maximum = 0.0952026 (at node 45)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60368 (3 samples)
	minimum = 5 (3 samples)
	maximum = 76 (3 samples)
Network latency average = 8.60368 (3 samples)
	minimum = 5 (3 samples)
	maximum = 76 (3 samples)
Flit latency average = 8.60368 (3 samples)
	minimum = 5 (3 samples)
	maximum = 76 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0791299 (3 samples)
	minimum = 0.0444662 (3 samples)
	maximum = 0.0967553 (3 samples)
Accepted packet rate average = 0.0791299 (3 samples)
	minimum = 0.0444662 (3 samples)
	maximum = 0.0967553 (3 samples)
Injected flit rate average = 0.0791299 (3 samples)
	minimum = 0.0444662 (3 samples)
	maximum = 0.0967553 (3 samples)
Accepted flit rate average = 0.0791299 (3 samples)
	minimum = 0.0444662 (3 samples)
	maximum = 0.0967553 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 1089493 (inst/sec)
gpgpu_simulation_rate = 1580 (cycle/sec)
gpgpu_silicon_slowdown = 896835x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3487c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34870..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34868..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34860..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34878..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3485c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34918..

GPGPU-Sim PTX: cudaLaunch for 0x0x5620e138fba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 18935
gpu_sim_insn = 12710760
gpu_ipc =     671.2839
gpu_tot_sim_cycle = 74266
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     684.6072
gpu_tot_issued_cta = 188
gpu_occupancy = 20.9133% 
gpu_tot_occupancy = 20.8836% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0037
partiton_level_parallism_total  =       2.0435
partiton_level_parallism_util =       3.5237
partiton_level_parallism_util_total  =       3.6991
L2_BW  =      90.8556 GB/Sec
L2_BW_total  =      92.6589 GB/Sec
gpu_total_sim_rate=1081766

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4984, 4984, 4984, 4984, 4983, 4984, 4984, 4983, 3738, 3738, 3738, 3108, 3108, 3108, 3108, 3108, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145464
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20769	W0_Idle:117795	W0_Scoreboard:4060266	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:376720	WS1:376730	WS2:376728	WS3:375158	
dual_issue_nums: WS0:29746	WS1:29741	WS2:29742	WS3:29425	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1163712 {8:145464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5818560 {40:145464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 358 
max_icnt2mem_latency = 95 
maxmrqlatency = 64 
max_icnt2sh_latency = 59 
averagemflatency = 231 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:60941 	9355 	7066 	5557 	4688 	350 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97468 	54292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46976 	76604 	22905 	5048 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	73113 	68639 	9452 	556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	105 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        64        64        80        64        64        68        68        56        88        80        80        72        80        76 
dram[1]:        76        60        72        72        88        68        68        68        92        88        72        88        68        80        92        68 
dram[2]:        80        80        56        68        76        76        76        76        76        56        64        80        76        68        76        76 
dram[3]:        76        92        72        72        72        80        68        72        72        80        60        88        72        60        76        92 
dram[4]:        80        72        80        72        72        88        80        68        80        80        96        88        72        76        80        76 
dram[5]:        76        88        64        64        76        76        76        76        76        60        64        68        68        76        68        72 
dram[6]:        76        60        68        68        92        92        84        76        72        72        60        64        72        60        64        72 
dram[7]:        68        72        72        68        92        72        80        84        84        88        68        72        72        80        88        72 
dram[8]:        84        84        64        76        72        68        68        96        88        64       112        60        84        72        88        72 
dram[9]:        72        68        72        76        68        76        96        88        68        80        68        72        80        80        76        72 
dram[10]:        64        80        84        92        88        72        72        64        60        80        68        76        92       104        84        72 
dram[11]:        68        76        72        76        68        84        84        68        64        68        60        68        76        84        56        76 
maximum service time to same row:
dram[0]:     10572     10567     11357     11336     12022     11961     12555     12938     13467     13485     14202     14351     15277     14956     15561     15563 
dram[1]:     10567     10457     11346     11449     11950     11967     12581     12559     13574     13532     14242     14386     14946     14949     15543     15574 
dram[2]:     10451     10434     11334     11363     11972     11978     12996     12856     13477     13571     14338     14197     14979     15137     15550     15576 
dram[3]:     10528     10520     11350     11376     12127     12114     12552     12871     13544     13622     14343     14365     14973     14952     15998     15547 
dram[4]:     10545     10514     11389     11501     11957     12097     12689     12712     13556     13473     14222     14206     14973     14948     15570     15973 
dram[5]:     10431     10520     11505     11354     11970     12320     12570     12568     13573     13630     14397     14351     14976     14982     15949     15639 
dram[6]:     10510     10561     11391     11373     11963     12033     12882     12876     13481     13544     14384     14193     14952     14941     15888     15559 
dram[7]:     10563     10752     11367     11368     12264     11959     12875     12937     13531     13634     14413     14377     14956     14952     15656     15594 
dram[8]:     10453     10515     11368     11338     11972     11949     12572     12549     13580     13579     14460     14474     14953     14963     15559     15542 
dram[9]:     10426     10558     11340     11589     12042     11991     12702     12568     13535     13548     14356     14358     14954     14976     15604     15900 
dram[10]:     10519     10583     11346     11344     11954     12239     12623     12695     13590     13532     14193     14341     14936     14967     15560     15587 
dram[11]:     10767     10546     11351     11359     12218     11966     12967     12926     13490     13558     14201     14401     14957     14935     15614     15573 
average row accesses per activate:
dram[0]: 46.555557 59.777779 43.777779 47.299999 56.000000 57.500000 65.714287 58.857143 61.142857 48.000000 68.000000 59.428570 59.428570 66.857140 50.285713 66.285713 
dram[1]: 59.444443 50.555557 47.299999 57.111111 59.000000 63.500000 55.428570 60.571430 68.571426 60.571430 62.857143 66.285713 55.428570 53.714287 77.142860 60.000000 
dram[2]: 57.888889 53.333332 33.250000 44.900002 59.000000 65.500000 66.285713 64.000000 57.714287 60.571430 55.428570 64.000000 65.714287 52.000000 61.142857 57.714287 
dram[3]: 45.799999 51.555557 41.500000 40.363636 51.500000 63.000000 63.428570 69.714287 66.285713 73.714287 53.714287 61.714287 65.142860 57.142857 72.000000 66.857140 
dram[4]: 64.333336 55.888889 51.500000 51.000000 63.000000 66.500000 62.857143 61.714287 66.857140 73.142860 69.142860 66.857140 65.142860 71.428574 73.142860 67.428574 
dram[5]: 45.090908 51.555557 48.099998 46.299999 74.000000 58.500000 69.142860 73.142860 58.857143 54.285713 55.428570 57.142857 63.428570 78.285713 58.857143 65.142860 
dram[6]: 54.000000 42.444443 39.900002 42.500000 64.500000 61.500000 63.428570 61.714287 56.000000 66.285713 56.000000 57.714287 66.285713 56.571430 60.571430 66.285713 
dram[7]: 54.444443 54.777779 52.444443 42.700001 65.000000 58.000000 68.571426 66.285713 57.142857 68.000000 68.000000 64.000000 66.857140 75.428574 74.857140 66.285713 
dram[8]: 36.230770 52.299999 49.900002 51.888889 65.500000 55.500000 66.285713 68.000000 69.142860 62.857143 68.000000 53.142857 69.714287 63.428570 78.857140 61.714287 
dram[9]: 49.000000 49.444443 50.777779 51.222221 69.500000 65.000000 71.428574 66.857140 58.285713 52.571430 54.857143 60.000000 76.571426 68.000000 63.428570 60.571430 
dram[10]: 48.555557 50.500000 45.700001 47.700001 66.500000 60.000000 65.714287 65.714287 59.428570 62.857143 72.571426 65.714287 72.000000 75.428574 69.142860 65.142860 
dram[11]: 50.444443 53.222221 49.000000 50.099998 55.500000 63.500000 65.142860 56.571430 54.285713 60.000000 50.285713 53.714287 61.714287 62.285713 53.714287 66.857140 
average row locality = 87959/1496 = 58.796124
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       419       538       394       473       448       460       460       412       428       336       476       416       416       468       352       464 
dram[1]:       535       455       473       514       472       508       388       424       480       424       440       464       388       376       540       420 
dram[2]:       521       480       398       449       472       524       464       448       404       424       388       448       460       364       428       404 
dram[3]:       458       464       497       443       412       504       444       488       464       516       376       432       456       400       504       468 
dram[4]:       579       503       515       510       504       532       440       432       468       512       484       468       456       500       512       472 
dram[5]:       494       464       481       463       592       468       484       512       412       380       388       400       444       548       412       456 
dram[6]:       486       382       399       425       516       492       444       432       392       464       392       404       464       396       424       464 
dram[7]:       490       493       472       427       520       464       480       464       400       476       476       448       468       528       524       464 
dram[8]:       467       523       499       467       524       444       464       476       484       440       476       372       488       444       552       432 
dram[9]:       441       445       457       461       556       520       500       468       408       368       384       420       536       476       444       424 
dram[10]:       437       505       457       477       532       480       460       460       416       440       508       460       504       528       484       456 
dram[11]:       454       479       490       501       444       508       456       396       380       420       352       376       432       436       376       468 
total dram reads = 87950
bank skew: 592/336 = 1.76
chip skew: 7887/6960 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 36
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        465       456       461       452       416       388       390       399       389       392       390       385       393       357       379       373
dram[1]:        399       454       453       421       369       378       370       389       386       385       375       372       363       369       368       373
dram[2]:        445       488       439       457       399       387       391       401       395       414       387       383       363       407       373       396
dram[3]:        448       470       443       446       377       394       370       391       371       370       405       378       374       359       362       378
dram[4]:        463       474       426       454       383       394       372       381       363       375       359       371       355       363       353       364
dram[5]:        503       472       453       454       376       376       393       384       407       386       395       382       349       350       352       361
dram[6]:        510       476       475       425       363       386       375       389       396       381       389       386       372       378       366       364
dram[7]:        496       438       401       451       367       398       377       389       395       378       366       365       352       353       364       349
dram[8]:        442       507       413       393       377       388       369       366       363       383       373       400       356       358       359       368
dram[9]:        472       478       445       456       396       371       392       388       415       409       373       383       365       375       362       363
dram[10]:        518       477       488       406       384       369       380       372       380       377       370       384       360       367       358       376
dram[11]:        429       439       452       481       391       408       403       386       413       384       401       403       378       375       357       362
maximum mf latency per bank:
dram[0]:        302       352       287       297       300       305       308       312       294       313       289       304       291       306       292       281
dram[1]:        288       321       293       291       319       308       317       310       305       300       287       290       287       285       283       285
dram[2]:        307       324       296       288       312       328       300       309       293       302       289       292       304       301       280       282
dram[3]:        330       327       307       299       318       337       314       308       326       297       296       285       280       286       288       302
dram[4]:        358       336       311       295       301       336       314       293       305       298       291       299       285       292       286       282
dram[5]:        345       314       295       296       310       330       293       299       282       286       282       284       285       290       298       291
dram[6]:        318       301       320       305       318       317       294       329       296       297       282       287       282       280       288       286
dram[7]:        320       335       280       292       300       309       321       306       320       333       290       296       293       292       286       284
dram[8]:        334       356       310       296       311       328       298       305       302       300       312       285       302       297       287       281
dram[9]:        301       315       288       300       294       310       311       321       297       289       287       291       291       290       280       289
dram[10]:        355       324       299       301       321       318       307       326       296       309       309       294       297       281       280       296
dram[11]:        312       299       300       287       309       311       305       300       283       293       284       287       286       290       288       290
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123800 n_act=139 n_pre=123 n_ref_event=0 n_req=6960 n_rd=6960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1062
n_activity=38038 dram_eff=0.3659
bk0: 419a 129961i bk1: 538a 129647i bk2: 394a 130073i bk3: 473a 129792i bk4: 448a 129793i bk5: 460a 129878i bk6: 460a 129854i bk7: 412a 130002i bk8: 428a 130013i bk9: 336a 130134i bk10: 476a 129934i bk11: 416a 129971i bk12: 416a 129968i bk13: 468a 129852i bk14: 352a 130152i bk15: 464a 129812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982328
Row_Buffer_Locality_read = 0.982328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.186615
Bank_Level_Parallism_Col = 1.164143
Bank_Level_Parallism_Ready = 1.032754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163617 

BW Util details:
bwutil = 0.106242 
total_CMD = 131022 
util_bw = 13920 
Wasted_Col = 7840 
Wasted_Row = 1313 
Idle = 107949 

BW Util Bottlenecks: 
RCDc_limit = 1844 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6332 
rwq = 0 
CCDLc_limit_alone = 6332 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131022 
n_nop = 123800 
Read = 6960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 6960 
total_req = 6960 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 6960 
Row_Bus_Util =  0.002000 
CoL_Bus_Util = 0.053121 
Either_Row_CoL_Bus_Util = 0.055121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.254400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.2544
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123459 n_act=139 n_pre=123 n_ref_event=0 n_req=7301 n_rd=7301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1114
n_activity=39150 dram_eff=0.373
bk0: 535a 129789i bk1: 455a 129768i bk2: 473a 129771i bk3: 514a 129702i bk4: 472a 129792i bk5: 508a 129706i bk6: 388a 130030i bk7: 424a 129894i bk8: 480a 129870i bk9: 424a 130009i bk10: 440a 129967i bk11: 464a 129850i bk12: 388a 130026i bk13: 376a 130096i bk14: 540a 129672i bk15: 420a 130015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983153
Row_Buffer_Locality_read = 0.983153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182079
Bank_Level_Parallism_Col = 1.158552
Bank_Level_Parallism_Ready = 1.034506
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158205 

BW Util details:
bwutil = 0.111447 
total_CMD = 131022 
util_bw = 14602 
Wasted_Col = 8321 
Wasted_Row = 1263 
Idle = 106836 

BW Util Bottlenecks: 
RCDc_limit = 1769 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6869 
rwq = 0 
CCDLc_limit_alone = 6869 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131022 
n_nop = 123459 
Read = 7301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 7301 
total_req = 7301 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 7301 
Row_Bus_Util =  0.002000 
CoL_Bus_Util = 0.055723 
Either_Row_CoL_Bus_Util = 0.057723 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.232129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.232129
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123674 n_act=142 n_pre=126 n_ref_event=0 n_req=7077 n_rd=7076 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1081
n_activity=38535 dram_eff=0.3675
bk0: 521a 129703i bk1: 480a 129793i bk2: 398a 129878i bk3: 449a 129895i bk4: 472a 129841i bk5: 524a 129656i bk6: 464a 129838i bk7: 448a 129852i bk8: 404a 130030i bk9: 424a 129961i bk10: 388a 130058i bk11: 448a 129904i bk12: 460a 129946i bk13: 364a 130100i bk14: 428a 129959i bk15: 404a 130059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982196
Row_Buffer_Locality_read = 0.982335
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.182035
Bank_Level_Parallism_Col = 1.161913
Bank_Level_Parallism_Ready = 1.035709
write_to_read_ratio_blp_rw_average = 0.001853
GrpLevelPara = 1.161553 

BW Util details:
bwutil = 0.108073 
total_CMD = 131022 
util_bw = 14160 
Wasted_Col = 8023 
Wasted_Row = 1380 
Idle = 107459 

BW Util Bottlenecks: 
RCDc_limit = 1843 
RCDWRc_limit = 8 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 6497 
rwq = 0 
CCDLc_limit_alone = 6497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 131022 
n_nop = 123674 
Read = 7076 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 7077 
total_req = 7080 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 7080 
Row_Bus_Util =  0.002045 
CoL_Bus_Util = 0.054037 
Either_Row_CoL_Bus_Util = 0.056082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.230328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.230328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123419 n_act=144 n_pre=128 n_ref_event=0 n_req=7328 n_rd=7326 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.112
n_activity=39193 dram_eff=0.3743
bk0: 458a 129876i bk1: 464a 129895i bk2: 497a 129641i bk3: 443a 129730i bk4: 412a 129900i bk5: 504a 129684i bk6: 444a 129913i bk7: 488a 129775i bk8: 464a 129840i bk9: 516a 129689i bk10: 376a 130034i bk11: 432a 129989i bk12: 456a 129933i bk13: 400a 130004i bk14: 504a 129844i bk15: 468a 129888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982533
Row_Buffer_Locality_read = 0.982801
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.178871
Bank_Level_Parallism_Col = 1.155043
Bank_Level_Parallism_Ready = 1.033520
write_to_read_ratio_blp_rw_average = 0.003858
GrpLevelPara = 1.154799 

BW Util details:
bwutil = 0.111951 
total_CMD = 131022 
util_bw = 14668 
Wasted_Col = 8473 
Wasted_Row = 1348 
Idle = 106533 

BW Util Bottlenecks: 
RCDc_limit = 1877 
RCDWRc_limit = 12 
WTRc_limit = 0 
RTWc_limit = 74 
CCDLc_limit = 6842 
rwq = 0 
CCDLc_limit_alone = 6842 
WTRc_limit_alone = 0 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 131022 
n_nop = 123419 
Read = 7326 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 7328 
total_req = 7334 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 7334 
Row_Bus_Util =  0.002076 
CoL_Bus_Util = 0.055975 
Either_Row_CoL_Bus_Util = 0.058028 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000395 
queue_avg = 0.253148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.253148
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=122872 n_act=140 n_pre=124 n_ref_event=0 n_req=7887 n_rd=7887 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1204
n_activity=40743 dram_eff=0.3872
bk0: 579a 129569i bk1: 503a 129640i bk2: 515a 129687i bk3: 510a 129722i bk4: 504a 129741i bk5: 532a 129655i bk6: 440a 129951i bk7: 432a 129879i bk8: 468a 129891i bk9: 512a 129717i bk10: 484a 129796i bk11: 468a 129861i bk12: 456a 129952i bk13: 500a 129906i bk14: 512a 129840i bk15: 472a 129822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984278
Row_Buffer_Locality_read = 0.984278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196588
Bank_Level_Parallism_Col = 1.177880
Bank_Level_Parallism_Ready = 1.039275
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177880 

BW Util details:
bwutil = 0.120392 
total_CMD = 131022 
util_bw = 15774 
Wasted_Col = 8550 
Wasted_Row = 1316 
Idle = 105382 

BW Util Bottlenecks: 
RCDc_limit = 1771 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7055 
rwq = 0 
CCDLc_limit_alone = 7055 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131022 
n_nop = 122872 
Read = 7887 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 7887 
total_req = 7887 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 7887 
Row_Bus_Util =  0.002015 
CoL_Bus_Util = 0.060196 
Either_Row_CoL_Bus_Util = 0.062203 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000123 
queue_avg = 0.316718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.316718
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123349 n_act=142 n_pre=126 n_ref_event=0 n_req=7400 n_rd=7398 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.113
n_activity=39549 dram_eff=0.3745
bk0: 494a 129654i bk1: 464a 129751i bk2: 481a 129815i bk3: 463a 129695i bk4: 592a 129505i bk5: 468a 129735i bk6: 484a 129796i bk7: 512a 129753i bk8: 412a 130005i bk9: 380a 130067i bk10: 388a 130080i bk11: 400a 129995i bk12: 444a 130028i bk13: 548a 129771i bk14: 412a 130053i bk15: 456a 129900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982973
Row_Buffer_Locality_read = 0.983239
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.172935
Bank_Level_Parallism_Col = 1.152869
Bank_Level_Parallism_Ready = 1.034534
write_to_read_ratio_blp_rw_average = 0.002473
GrpLevelPara = 1.152432 

BW Util details:
bwutil = 0.113050 
total_CMD = 131022 
util_bw = 14812 
Wasted_Col = 8609 
Wasted_Row = 1373 
Idle = 106228 

BW Util Bottlenecks: 
RCDc_limit = 1844 
RCDWRc_limit = 13 
WTRc_limit = 17 
RTWc_limit = 21 
CCDLc_limit = 7004 
rwq = 0 
CCDLc_limit_alone = 7004 
WTRc_limit_alone = 17 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 131022 
n_nop = 123349 
Read = 7398 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 7400 
total_req = 7406 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 7406 
Row_Bus_Util =  0.002045 
CoL_Bus_Util = 0.056525 
Either_Row_CoL_Bus_Util = 0.058563 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000130 
queue_avg = 0.267062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.267062
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123782 n_act=140 n_pre=124 n_ref_event=0 n_req=6976 n_rd=6976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1065
n_activity=37990 dram_eff=0.3673
bk0: 486a 129753i bk1: 382a 129994i bk2: 399a 129958i bk3: 425a 129869i bk4: 516a 129677i bk5: 492a 129682i bk6: 444a 129895i bk7: 432a 129795i bk8: 392a 130057i bk9: 464a 129770i bk10: 392a 130066i bk11: 404a 129950i bk12: 464a 129868i bk13: 396a 130078i bk14: 424a 129984i bk15: 464a 130015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982225
Row_Buffer_Locality_read = 0.982225
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183432
Bank_Level_Parallism_Col = 1.164420
Bank_Level_Parallism_Ready = 1.045969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164111 

BW Util details:
bwutil = 0.106486 
total_CMD = 131022 
util_bw = 13952 
Wasted_Col = 8057 
Wasted_Row = 1366 
Idle = 107647 

BW Util Bottlenecks: 
RCDc_limit = 1812 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6492 
rwq = 0 
CCDLc_limit_alone = 6492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131022 
n_nop = 123782 
Read = 6976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 6976 
total_req = 6976 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 6976 
Row_Bus_Util =  0.002015 
CoL_Bus_Util = 0.053243 
Either_Row_CoL_Bus_Util = 0.055258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.250668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.250668
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123166 n_act=139 n_pre=123 n_ref_event=0 n_req=7594 n_rd=7594 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1159
n_activity=40396 dram_eff=0.376
bk0: 490a 129782i bk1: 493a 129723i bk2: 472a 129804i bk3: 427a 129943i bk4: 520a 129744i bk5: 464a 129847i bk6: 480a 129820i bk7: 464a 129817i bk8: 400a 130040i bk9: 476a 129816i bk10: 476a 129944i bk11: 448a 129911i bk12: 468a 129875i bk13: 528a 129744i bk14: 524a 129721i bk15: 464a 129943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983803
Row_Buffer_Locality_read = 0.983803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177053
Bank_Level_Parallism_Col = 1.156640
Bank_Level_Parallism_Ready = 1.028692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156256 

BW Util details:
bwutil = 0.115919 
total_CMD = 131022 
util_bw = 15188 
Wasted_Col = 8537 
Wasted_Row = 1319 
Idle = 105978 

BW Util Bottlenecks: 
RCDc_limit = 1870 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6929 
rwq = 0 
CCDLc_limit_alone = 6929 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131022 
n_nop = 123166 
Read = 7594 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 7594 
total_req = 7594 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 7594 
Row_Bus_Util =  0.002000 
CoL_Bus_Util = 0.057960 
Either_Row_CoL_Bus_Util = 0.059959 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.233930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.23393
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123183 n_act=144 n_pre=128 n_ref_event=0 n_req=7556 n_rd=7552 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.1155
n_activity=39942 dram_eff=0.3789
bk0: 467a 129624i bk1: 523a 129555i bk2: 499a 129701i bk3: 467a 129828i bk4: 524a 129588i bk5: 444a 129782i bk6: 464a 129903i bk7: 476a 129779i bk8: 484a 129820i bk9: 440a 129944i bk10: 476a 129692i bk11: 372a 130116i bk12: 488a 129836i bk13: 444a 129947i bk14: 552a 129777i bk15: 432a 130034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983060
Row_Buffer_Locality_read = 0.983316
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.209266
Bank_Level_Parallism_Col = 1.188432
Bank_Level_Parallism_Ready = 1.047129
write_to_read_ratio_blp_rw_average = 0.004719
GrpLevelPara = 1.186108 

BW Util details:
bwutil = 0.115523 
total_CMD = 131022 
util_bw = 15136 
Wasted_Col = 8372 
Wasted_Row = 1339 
Idle = 106175 

BW Util Bottlenecks: 
RCDc_limit = 1823 
RCDWRc_limit = 14 
WTRc_limit = 17 
RTWc_limit = 32 
CCDLc_limit = 6828 
rwq = 0 
CCDLc_limit_alone = 6828 
WTRc_limit_alone = 17 
RTWc_limit_alone = 32 

Commands details: 
total_CMD = 131022 
n_nop = 123183 
Read = 7552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 7556 
total_req = 7568 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 7568 
Row_Bus_Util =  0.002076 
CoL_Bus_Util = 0.057761 
Either_Row_CoL_Bus_Util = 0.059830 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000128 
queue_avg = 0.260124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.260124
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123454 n_act=138 n_pre=122 n_ref_event=0 n_req=7308 n_rd=7308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1116
n_activity=38613 dram_eff=0.3785
bk0: 441a 129846i bk1: 445a 129888i bk2: 457a 129887i bk3: 461a 129864i bk4: 556a 129635i bk5: 520a 129572i bk6: 500a 129770i bk7: 468a 129839i bk8: 408a 129945i bk9: 368a 130099i bk10: 384a 130112i bk11: 420a 129932i bk12: 536a 129828i bk13: 476a 129835i bk14: 444a 129978i bk15: 424a 130029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983306
Row_Buffer_Locality_read = 0.983306
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187763
Bank_Level_Parallism_Col = 1.163550
Bank_Level_Parallism_Ready = 1.039535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163350 

BW Util details:
bwutil = 0.111554 
total_CMD = 131022 
util_bw = 14616 
Wasted_Col = 8141 
Wasted_Row = 1246 
Idle = 107019 

BW Util Bottlenecks: 
RCDc_limit = 1801 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6670 
rwq = 0 
CCDLc_limit_alone = 6670 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131022 
n_nop = 123454 
Read = 7308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 7308 
total_req = 7308 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 7308 
Row_Bus_Util =  0.001984 
CoL_Bus_Util = 0.055777 
Either_Row_CoL_Bus_Util = 0.057761 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.225161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.225161
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123153 n_act=141 n_pre=125 n_ref_event=0 n_req=7604 n_rd=7604 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=39893 dram_eff=0.3812
bk0: 437a 129901i bk1: 505a 129734i bk2: 457a 129877i bk3: 477a 129733i bk4: 532a 129691i bk5: 480a 129707i bk6: 460a 129774i bk7: 460a 129806i bk8: 416a 129957i bk9: 440a 129897i bk10: 508a 129857i bk11: 460a 129884i bk12: 504a 129776i bk13: 528a 129752i bk14: 484a 129913i bk15: 456a 129843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983561
Row_Buffer_Locality_read = 0.983561
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198436
Bank_Level_Parallism_Col = 1.179229
Bank_Level_Parallism_Ready = 1.050868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178699 

BW Util details:
bwutil = 0.116072 
total_CMD = 131022 
util_bw = 15208 
Wasted_Col = 8380 
Wasted_Row = 1342 
Idle = 106092 

BW Util Bottlenecks: 
RCDc_limit = 1871 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6778 
rwq = 0 
CCDLc_limit_alone = 6778 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131022 
n_nop = 123153 
Read = 7604 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 7604 
total_req = 7604 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 7604 
Row_Bus_Util =  0.002030 
CoL_Bus_Util = 0.058036 
Either_Row_CoL_Bus_Util = 0.060059 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000127 
queue_avg = 0.285105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.285105
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131022 n_nop=123791 n_act=140 n_pre=124 n_ref_event=0 n_req=6968 n_rd=6968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1064
n_activity=38043 dram_eff=0.3663
bk0: 454a 129876i bk1: 479a 129862i bk2: 490a 129786i bk3: 501a 129772i bk4: 444a 129855i bk5: 508a 129645i bk6: 456a 129823i bk7: 396a 129971i bk8: 380a 130050i bk9: 420a 129934i bk10: 352a 130076i bk11: 376a 130114i bk12: 432a 130020i bk13: 436a 129955i bk14: 376a 130122i bk15: 468a 129939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982204
Row_Buffer_Locality_read = 0.982204
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184299
Bank_Level_Parallism_Col = 1.164013
Bank_Level_Parallism_Ready = 1.040155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163750 

BW Util details:
bwutil = 0.106364 
total_CMD = 131022 
util_bw = 13936 
Wasted_Col = 7828 
Wasted_Row = 1373 
Idle = 107885 

BW Util Bottlenecks: 
RCDc_limit = 1840 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6270 
rwq = 0 
CCDLc_limit_alone = 6270 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131022 
n_nop = 123791 
Read = 6968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 6968 
total_req = 6968 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 6968 
Row_Bus_Util =  0.002015 
CoL_Bus_Util = 0.053182 
Either_Row_CoL_Bus_Util = 0.055189 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000138 
queue_avg = 0.205179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.205179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6213, Miss = 3614, Miss_rate = 0.582, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[1]: Access = 6172, Miss = 3466, Miss_rate = 0.562, Pending_hits = 1230, Reservation_fails = 0
L2_cache_bank[2]: Access = 6426, Miss = 3930, Miss_rate = 0.612, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[3]: Access = 5844, Miss = 3498, Miss_rate = 0.599, Pending_hits = 1218, Reservation_fails = 0
L2_cache_bank[4]: Access = 6360, Miss = 3476, Miss_rate = 0.547, Pending_hits = 1265, Reservation_fails = 0
L2_cache_bank[5]: Access = 6331, Miss = 3736, Miss_rate = 0.590, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[6]: Access = 6148, Miss = 3762, Miss_rate = 0.612, Pending_hits = 1282, Reservation_fails = 0
L2_cache_bank[7]: Access = 6454, Miss = 3710, Miss_rate = 0.575, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 4188, Miss_rate = 0.622, Pending_hits = 1476, Reservation_fails = 0
L2_cache_bank[9]: Access = 6495, Miss = 3854, Miss_rate = 0.593, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[10]: Access = 6445, Miss = 3650, Miss_rate = 0.566, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[11]: Access = 6380, Miss = 3904, Miss_rate = 0.612, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[12]: Access = 6077, Miss = 3470, Miss_rate = 0.571, Pending_hits = 1207, Reservation_fails = 0
L2_cache_bank[13]: Access = 6130, Miss = 3642, Miss_rate = 0.594, Pending_hits = 1274, Reservation_fails = 0
L2_cache_bank[14]: Access = 6005, Miss = 3258, Miss_rate = 0.543, Pending_hits = 1165, Reservation_fails = 0
L2_cache_bank[15]: Access = 6701, Miss = 4438, Miss_rate = 0.662, Pending_hits = 1569, Reservation_fails = 0
L2_cache_bank[16]: Access = 6147, Miss = 3624, Miss_rate = 0.590, Pending_hits = 1212, Reservation_fails = 0
L2_cache_bank[17]: Access = 6507, Miss = 4078, Miss_rate = 0.627, Pending_hits = 1430, Reservation_fails = 0
L2_cache_bank[18]: Access = 5977, Miss = 3334, Miss_rate = 0.558, Pending_hits = 1182, Reservation_fails = 0
L2_cache_bank[19]: Access = 6840, Miss = 4114, Miss_rate = 0.601, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[20]: Access = 6362, Miss = 3572, Miss_rate = 0.561, Pending_hits = 1310, Reservation_fails = 0
L2_cache_bank[21]: Access = 6614, Miss = 4164, Miss_rate = 0.630, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[22]: Access = 6083, Miss = 3556, Miss_rate = 0.585, Pending_hits = 1242, Reservation_fails = 0
L2_cache_bank[23]: Access = 6316, Miss = 3552, Miss_rate = 0.562, Pending_hits = 1292, Reservation_fails = 0
L2_total_cache_accesses = 151760
L2_total_cache_misses = 89590
L2_total_cache_miss_rate = 0.5903
L2_total_cache_pending_hits = 31802
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 66046
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1314
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=151760
icnt_total_pkts_simt_to_mem=151760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.07395
	minimum = 5
	maximum = 69
Network latency average = 8.07395
	minimum = 5
	maximum = 69
Slowest packet = 228326
Flit latency average = 8.07395
	minimum = 5
	maximum = 69
Slowest flit = 228326
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0770653
	minimum = 0.043306 (at node 0)
	maximum = 0.0915764 (at node 43)
Accepted packet rate average = 0.0770653
	minimum = 0.043306 (at node 0)
	maximum = 0.0915764 (at node 43)
Injected flit rate average = 0.0770653
	minimum = 0.043306 (at node 0)
	maximum = 0.0915764 (at node 43)
Accepted flit rate average= 0.0770653
	minimum = 0.043306 (at node 0)
	maximum = 0.0915764 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.47124 (4 samples)
	minimum = 5 (4 samples)
	maximum = 74.25 (4 samples)
Network latency average = 8.47124 (4 samples)
	minimum = 5 (4 samples)
	maximum = 74.25 (4 samples)
Flit latency average = 8.47124 (4 samples)
	minimum = 5 (4 samples)
	maximum = 74.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0786137 (4 samples)
	minimum = 0.0441762 (4 samples)
	maximum = 0.0954606 (4 samples)
Accepted packet rate average = 0.0786137 (4 samples)
	minimum = 0.0441762 (4 samples)
	maximum = 0.0954606 (4 samples)
Injected flit rate average = 0.0786137 (4 samples)
	minimum = 0.0441762 (4 samples)
	maximum = 0.0954606 (4 samples)
Accepted flit rate average = 0.0786137 (4 samples)
	minimum = 0.0441762 (4 samples)
	maximum = 0.0954606 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 1081766 (inst/sec)
gpgpu_simulation_rate = 1580 (cycle/sec)
gpgpu_silicon_slowdown = 896835x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3487c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34870..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34868..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd6ee34860..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34878..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee3485c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34910..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6ee34918..

GPGPU-Sim PTX: cudaLaunch for 0x0x5620e138fba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 18223
gpu_sim_insn = 12070574
gpu_ipc =     662.3813
gpu_tot_sim_cycle = 92489
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     680.2281
gpu_tot_issued_cta = 235
gpu_occupancy = 20.5582% 
gpu_tot_occupancy = 20.8211% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8847
partiton_level_parallism_total  =       2.0122
partiton_level_parallism_util =       3.5226
partiton_level_parallism_util_total  =       3.6652
L2_BW  =      85.4601 GB/Sec
L2_BW_total  =      91.2405 GB/Sec
gpu_total_sim_rate=1066332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6170, 6170, 6170, 6170, 6169, 6170, 6170, 6169, 4924, 4923, 4924, 4294, 4294, 4293, 4293, 4293, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 178270
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26144	W0_Idle:148629	W0_Scoreboard:5022376	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:466030	WS1:466050	WS2:466044	WS3:464098	
dual_issue_nums: WS0:36737	WS1:36727	WS2:36730	WS3:36339	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1426160 {8:178270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7130800 {40:178270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 358 
max_icnt2mem_latency = 95 
maxmrqlatency = 64 
max_icnt2sh_latency = 63 
averagemflatency = 230 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:75240 	11617 	8767 	6707 	5810 	412 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120372 	65733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58900 	93220 	27941 	5812 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	91020 	83129 	11316 	640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        64        64        80        72        84        68        68        80        88        80        80        72        80        80 
dram[1]:        80        76        84        80        88        84        68        68        92        88        72        88        68        80        92        68 
dram[2]:        88        80        60        68        76        76        76        76        76       108        64        80        76        68        76        76 
dram[3]:        76        92        72        72        72        80        68        76        72        80        60        88        72        60        76        92 
dram[4]:        80        72        84        72        80        88        80        72        80        80        96        88        72        76        80        76 
dram[5]:        76        88        72        68        80        76        76        76        76        60        76        68        68        88        68        72 
dram[6]:        76        68        72        68        92        92        84        76        72        80        60        64        72        68        64        72 
dram[7]:       100        72        72        76        92        72        80        84        84        88        68        72        88        80        88        80 
dram[8]:        84        84        64        76        72        68        68        96        88        76       112        60        84        72        88        72 
dram[9]:        72        68        72        76        68        76        96        88        68        80        84        72        80        80        76        72 
dram[10]:        64        80        84        92        88        72        72        80        68        80        92        76        92       104        84        72 
dram[11]:        68        76        72        76        68        84        84        68        64        68        60        88        76        84        64        76 
maximum service time to same row:
dram[0]:     10572     10567     11357     11336     12022     11961     12555     12938     13467     13485     14202     14351     15277     14956     15561     15563 
dram[1]:     10567     10457     11346     11449     11950     11967     12581     12559     13574     13532     14242     14386     14946     14949     15543     15574 
dram[2]:     10451     10434     11334     11363     11972     11978     12996     12856     13477     13571     14338     14197     14979     15137     15550     15576 
dram[3]:     10528     10520     11350     11376     12127     12114     12552     12871     13544     13622     14343     14365     14973     14952     15998     15547 
dram[4]:     10545     10514     11389     11501     11957     12097     12689     12712     13556     13473     14222     14206     14973     14948     15570     15973 
dram[5]:     10431     10520     11505     11354     11970     12320     12570     12568     13573     13630     14397     14351     14976     14982     15949     15639 
dram[6]:     10510     10561     11391     11373     11963     12033     12882     12876     13481     13544     14384     14193     14952     14941     15888     15559 
dram[7]:     10563     10752     11367     11368     12264     11959     12875     12937     13531     13634     14413     14377     14956     14952     15656     15594 
dram[8]:     10453     10515     11368     11338     11972     11949     12572     12549     13580     13579     14460     14474     14953     14963     15559     15542 
dram[9]:     10426     10558     11340     11589     12042     11991     12702     12568     13535     13548     14356     14358     14954     14976     15604     15900 
dram[10]:     10519     10583     11346     11344     11954     12239     12623     12695     13590     13532     14193     14341     14936     14967     15560     15587 
dram[11]:     10767     10546     11351     11359     12218     11966     12967     12926     13490     13558     14201     14401     14957     14935     15614     15573 
average row accesses per activate:
dram[0]: 47.909092 55.090908 45.272728 46.083332 56.888889 54.799999 61.333332 55.555557 61.333332 51.111111 67.111115 57.333332 57.333332 61.777779 48.888889 63.555557 
dram[1]: 58.090908 52.636364 45.750000 58.000000 55.599998 58.400002 53.333332 61.333332 70.222221 57.777779 61.777779 64.888885 58.222221 53.777779 70.222221 60.444443 
dram[2]: 56.818180 54.181820 35.357143 45.750000 55.200001 60.400002 64.444443 62.222221 57.333332 58.666668 53.777779 60.888889 63.111111 53.333332 56.000000 55.111111 
dram[3]: 47.833332 51.636364 45.285713 42.769230 48.400002 61.200001 61.777779 64.444443 66.666664 69.333336 56.888889 60.000000 64.888885 53.333332 64.000000 67.555557 
dram[4]: 63.909092 52.272728 52.916668 51.166668 59.200001 58.000000 61.777779 63.555557 60.444443 68.444443 66.666664 66.666664 63.111111 63.555557 70.666664 67.555557 
dram[5]: 42.428570 54.545456 49.750000 49.250000 72.888885 55.599998 66.222221 65.777779 54.666668 54.666668 57.333332 55.555557 63.555557 77.777779 57.777779 61.333332 
dram[6]: 52.181820 45.272728 44.916668 44.083332 60.400002 56.400002 60.888889 56.888889 53.777779 66.222221 50.666668 55.555557 63.555557 53.777779 60.444443 64.444443 
dram[7]: 60.545456 53.909092 52.727272 46.583332 60.799999 57.599998 64.000000 64.000000 56.444443 65.333336 64.888885 66.222221 62.222221 72.888885 76.000000 60.888889 
dram[8]: 39.666668 54.583332 51.916668 51.181820 62.400002 52.400002 63.111111 69.777779 65.333336 61.333332 64.444443 52.000000 63.111111 63.111111 75.111115 60.888889 
dram[9]: 49.545456 53.181820 50.272728 55.000000 62.400002 60.400002 66.222221 61.333332 56.888889 56.000000 62.666668 60.888889 72.444443 66.666664 64.444443 56.000000 
dram[10]: 50.636364 52.750000 46.416668 51.416668 60.400002 55.200001 63.555557 64.888885 64.000000 63.555557 67.555557 64.000000 67.555557 67.111115 64.444443 63.555557 
dram[11]: 49.272728 55.909092 51.500000 51.416668 55.200001 59.799999 61.777779 54.666668 52.888889 58.222221 51.111111 57.777779 57.777779 61.777779 50.666668 60.888889 
average row locality = 108555/1879 = 57.772751
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       527       606       498       553       512       548       552       500       552       460       604       516       516       556       440       572 
dram[1]:       639       579       549       638       556       584       480       552       632       520       556       584       524       484       632       544 
dram[2]:       625       596       494       549       552       604       580       560       516       528       484       548       568       480       504       496 
dram[3]:       574       568       633       555       484       612       556       580       600       624       512       540       584       480       576       608 
dram[4]:       703       575       635       614       592       580       556       572       544       616       600       600       568       572       636       608 
dram[5]:       592       600       597       591       656       556       596       592       492       492       516       500       572       700       520       552 
dram[6]:       574       498       539       529       604       564       548       512       484       596       456       500       572       484       544       580 
dram[7]:       666       593       580       559       608       576       576       576       508       588       584       596       560       656       684       548 
dram[8]:       591       655       623       563       624       524       568       628       588       552       580       468       568       568       676       548 
dram[9]:       545       585       553       605       624       604       596       552       512       504       564       548       652       600       580       504 
dram[10]:       557       633       557       617       604       552       572       584       576       572       608       576       608       604       580       572 
dram[11]:       542       615       618       617       552       598       556       492       476       524       460       520       520       556       456       548 
total dram reads = 108546
bank skew: 703/440 = 1.60
chip skew: 9571/8512 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 36
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        466       471       453       447       409       384       385       396       392       384       382       378       384       360       372       370
dram[1]:        406       459       451       416       364       375       378       383       381       384       368       367       362       358       371       370
dram[2]:        448       480       443       449       388       381       395       397       384       401       381       386       356       396       373       396
dram[3]:        443       470       433       439       376       386       367       387       370       374       392       372       376       358       368       368
dram[4]:        470       494       420       447       373       392       372       370       362       372       357       361       357       362       349       359
dram[5]:        498       459       444       441       376       371       396       389       403       375       378       374       347       345       356       365
dram[6]:        520       462       457       420       369       385       378       387       386       374       387       379       371       377       359       361
dram[7]:        476       441       398       435       367       390       374       388       394       368       365       355       353       355       364       353
dram[8]:        448       496       403       393       378       384       365       365       360       377       371       385       358       365       356       362
dram[9]:        462       462       439       449       390       367       393       393       400       394       364       378       363       374       363       362
dram[10]:        509       471       479       395       382       369       376       374       371       371       369       384       360       371       357       375
dram[11]:        428       431       442       467       382       397       410       396       402       385       388       391       381       374       359       364
maximum mf latency per bank:
dram[0]:        302       352       287       297       300       305       308       320       309       322       289       304       291       306       292       289
dram[1]:        288       321       293       295       319       308       317       310       305       300       287       290       287       285       283       286
dram[2]:        307       324       296       288       312       328       307       309       293       302       289       292       304       301       285       282
dram[3]:        330       327       307       299       318       337       314       308       339       322       296       289       280       286       288       302
dram[4]:        358       336       311       295       301       336       314       301       305       299       293       299       285       292       291       291
dram[5]:        345       314       311       296       310       330       297       320       308       292       294       284       292       290       298       291
dram[6]:        318       301       320       305       318       317       294       329       296       297       282       287       282       280       288       294
dram[7]:        320       335       280       292       300       309       321       306       320       333       290       296       293       292       296       284
dram[8]:        334       356       310       296       311       328       298       315       302       300       312       285       302       297       287       281
dram[9]:        301       315       288       300       294       310       311       321       297       298       292       291       291       290       280       289
dram[10]:        355       324       299       301       321       318       307       326       296       309       309       294       297       281       280       296
dram[11]:        312       299       300       301       309       311       305       313       309       293       284       309       286       290       288       290
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=154335 n_act=170 n_pre=154 n_ref_event=0 n_req=8512 n_rd=8512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1043
n_activity=46949 dram_eff=0.3626
bk0: 527a 161859i bk1: 606a 161630i bk2: 498a 161971i bk3: 553a 161712i bk4: 512a 161767i bk5: 548a 161797i bk6: 552a 161757i bk7: 500a 161853i bk8: 552a 161881i bk9: 460a 161916i bk10: 604a 161778i bk11: 516a 161873i bk12: 516a 161892i bk13: 556a 161776i bk14: 440a 162071i bk15: 572a 161680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981908
Row_Buffer_Locality_read = 0.981908
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.180160
Bank_Level_Parallism_Col = 1.157365
Bank_Level_Parallism_Ready = 1.036411
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156938 

BW Util details:
bwutil = 0.104332 
total_CMD = 163171 
util_bw = 17024 
Wasted_Col = 9800 
Wasted_Row = 1647 
Idle = 134700 

BW Util Bottlenecks: 
RCDc_limit = 2259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7924 
rwq = 0 
CCDLc_limit_alone = 7924 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163171 
n_nop = 154335 
Read = 8512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 154 
n_ref = 0 
n_req = 8512 
total_req = 8512 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 8512 
Row_Bus_Util =  0.001986 
CoL_Bus_Util = 0.052166 
Either_Row_CoL_Bus_Util = 0.054152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.245981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.245981
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=153792 n_act=171 n_pre=155 n_ref_event=0 n_req=9053 n_rd=9053 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.111
n_activity=48353 dram_eff=0.3745
bk0: 639a 161676i bk1: 579a 161591i bk2: 549a 161728i bk3: 638a 161564i bk4: 556a 161709i bk5: 584a 161626i bk6: 480a 161928i bk7: 552a 161714i bk8: 632a 161666i bk9: 520a 161884i bk10: 556a 161821i bk11: 584a 161666i bk12: 524a 161851i bk13: 484a 161964i bk14: 632a 161603i bk15: 544a 161877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982879
Row_Buffer_Locality_read = 0.982879
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182829
Bank_Level_Parallism_Col = 1.159090
Bank_Level_Parallism_Ready = 1.034784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158810 

BW Util details:
bwutil = 0.110963 
total_CMD = 163171 
util_bw = 18106 
Wasted_Col = 10299 
Wasted_Row = 1587 
Idle = 133179 

BW Util Bottlenecks: 
RCDc_limit = 2197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8490 
rwq = 0 
CCDLc_limit_alone = 8490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163171 
n_nop = 153792 
Read = 9053 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 9053 
total_req = 9053 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 9053 
Row_Bus_Util =  0.001998 
CoL_Bus_Util = 0.055482 
Either_Row_CoL_Bus_Util = 0.057480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.229299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.229299
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=154152 n_act=174 n_pre=158 n_ref_event=0 n_req=8685 n_rd=8684 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1065
n_activity=47494 dram_eff=0.3659
bk0: 625a 161609i bk1: 596a 161688i bk2: 494a 161812i bk3: 549a 161806i bk4: 552a 161771i bk5: 604a 161572i bk6: 580a 161650i bk7: 560a 161628i bk8: 516a 161912i bk9: 528a 161829i bk10: 484a 161982i bk11: 548a 161783i bk12: 568a 161825i bk13: 480a 161955i bk14: 504a 161888i bk15: 496a 161962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981808
Row_Buffer_Locality_read = 0.981921
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.179142
Bank_Level_Parallism_Col = 1.160565
Bank_Level_Parallism_Ready = 1.038302
write_to_read_ratio_blp_rw_average = 0.001505
GrpLevelPara = 1.160272 

BW Util details:
bwutil = 0.106490 
total_CMD = 163171 
util_bw = 17376 
Wasted_Col = 9941 
Wasted_Row = 1765 
Idle = 134089 

BW Util Bottlenecks: 
RCDc_limit = 2288 
RCDWRc_limit = 8 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 8013 
rwq = 0 
CCDLc_limit_alone = 8013 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 163171 
n_nop = 154152 
Read = 8684 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 8685 
total_req = 8688 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 8688 
Row_Bus_Util =  0.002035 
CoL_Bus_Util = 0.053245 
Either_Row_CoL_Bus_Util = 0.055273 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000111 
queue_avg = 0.227669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.227669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=153744 n_act=176 n_pre=160 n_ref_event=0 n_req=9088 n_rd=9086 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1115
n_activity=48163 dram_eff=0.3776
bk0: 574a 161726i bk1: 568a 161826i bk2: 633a 161468i bk3: 555a 161567i bk4: 484a 161842i bk5: 612a 161561i bk6: 556a 161723i bk7: 580a 161595i bk8: 600a 161622i bk9: 624a 161534i bk10: 512a 161868i bk11: 540a 161872i bk12: 584a 161797i bk13: 480a 161930i bk14: 576a 161825i bk15: 608a 161704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982611
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.189941
Bank_Level_Parallism_Col = 1.164619
Bank_Level_Parallism_Ready = 1.036923
write_to_read_ratio_blp_rw_average = 0.003135
GrpLevelPara = 1.164340 

BW Util details:
bwutil = 0.111466 
total_CMD = 163171 
util_bw = 18188 
Wasted_Col = 10301 
Wasted_Row = 1642 
Idle = 133040 

BW Util Bottlenecks: 
RCDc_limit = 2254 
RCDWRc_limit = 12 
WTRc_limit = 0 
RTWc_limit = 74 
CCDLc_limit = 8343 
rwq = 0 
CCDLc_limit_alone = 8343 
WTRc_limit_alone = 0 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 163171 
n_nop = 153744 
Read = 9086 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 9088 
total_req = 9094 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 9094 
Row_Bus_Util =  0.002059 
CoL_Bus_Util = 0.055733 
Either_Row_CoL_Bus_Util = 0.057774 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000318 
queue_avg = 0.257019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.257019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=153274 n_act=172 n_pre=156 n_ref_event=0 n_req=9571 n_rd=9571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1173
n_activity=49764 dram_eff=0.3847
bk0: 703a 161425i bk1: 575a 161607i bk2: 635a 161572i bk3: 614a 161625i bk4: 592a 161648i bk5: 580a 161661i bk6: 556a 161770i bk7: 572a 161599i bk8: 544a 161823i bk9: 616a 161597i bk10: 600a 161669i bk11: 600a 161674i bk12: 568a 161818i bk13: 572a 161876i bk14: 636a 161682i bk15: 608a 161615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983701
Row_Buffer_Locality_read = 0.983701
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198601
Bank_Level_Parallism_Col = 1.180193
Bank_Level_Parallism_Ready = 1.038522
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180193 

BW Util details:
bwutil = 0.117313 
total_CMD = 163171 
util_bw = 19142 
Wasted_Col = 10385 
Wasted_Row = 1664 
Idle = 131980 

BW Util Bottlenecks: 
RCDc_limit = 2169 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8551 
rwq = 0 
CCDLc_limit_alone = 8551 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163171 
n_nop = 153274 
Read = 9571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 9571 
total_req = 9571 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 9571 
Row_Bus_Util =  0.002010 
CoL_Bus_Util = 0.058656 
Either_Row_CoL_Bus_Util = 0.060654 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000202 
queue_avg = 0.301212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.301212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=153708 n_act=174 n_pre=158 n_ref_event=0 n_req=9126 n_rd=9124 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1119
n_activity=48625 dram_eff=0.3756
bk0: 592a 161512i bk1: 600a 161589i bk2: 597a 161666i bk3: 591a 161532i bk4: 656a 161516i bk5: 556a 161657i bk6: 596a 161604i bk7: 592a 161635i bk8: 492a 161910i bk9: 492a 161883i bk10: 516a 161882i bk11: 500a 161903i bk12: 572a 161883i bk13: 700a 161550i bk14: 520a 161954i bk15: 552a 161820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982687
Row_Buffer_Locality_read = 0.982902
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.183083
Bank_Level_Parallism_Col = 1.159463
Bank_Level_Parallism_Ready = 1.039282
write_to_read_ratio_blp_rw_average = 0.002013
GrpLevelPara = 1.159108 

BW Util details:
bwutil = 0.111932 
total_CMD = 163171 
util_bw = 18264 
Wasted_Col = 10514 
Wasted_Row = 1645 
Idle = 132748 

BW Util Bottlenecks: 
RCDc_limit = 2218 
RCDWRc_limit = 13 
WTRc_limit = 17 
RTWc_limit = 21 
CCDLc_limit = 8626 
rwq = 0 
CCDLc_limit_alone = 8626 
WTRc_limit_alone = 17 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 163171 
n_nop = 153708 
Read = 9124 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 9126 
total_req = 9132 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 9132 
Row_Bus_Util =  0.002035 
CoL_Bus_Util = 0.055966 
Either_Row_CoL_Bus_Util = 0.057994 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000106 
queue_avg = 0.263864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.263864
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=154259 n_act=172 n_pre=156 n_ref_event=0 n_req=8584 n_rd=8584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1052
n_activity=47146 dram_eff=0.3641
bk0: 574a 161671i bk1: 498a 161836i bk2: 539a 161812i bk3: 529a 161771i bk4: 604a 161597i bk5: 564a 161622i bk6: 548a 161783i bk7: 512a 161711i bk8: 484a 161985i bk9: 596a 161553i bk10: 456a 162050i bk11: 500a 161852i bk12: 572a 161770i bk13: 484a 162009i bk14: 544a 161827i bk15: 580a 161894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981827
Row_Buffer_Locality_read = 0.981827
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176119
Bank_Level_Parallism_Col = 1.156841
Bank_Level_Parallism_Ready = 1.044116
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156589 

BW Util details:
bwutil = 0.105215 
total_CMD = 163171 
util_bw = 17168 
Wasted_Col = 9997 
Wasted_Row = 1720 
Idle = 134286 

BW Util Bottlenecks: 
RCDc_limit = 2225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8081 
rwq = 0 
CCDLc_limit_alone = 8081 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163171 
n_nop = 154259 
Read = 8584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 8584 
total_req = 8584 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 8584 
Row_Bus_Util =  0.002010 
CoL_Bus_Util = 0.052607 
Either_Row_CoL_Bus_Util = 0.054618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.239375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.239375
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=153387 n_act=171 n_pre=155 n_ref_event=0 n_req=9458 n_rd=9458 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1159
n_activity=50082 dram_eff=0.3777
bk0: 666a 161504i bk1: 593a 161604i bk2: 580a 161691i bk3: 559a 161784i bk4: 608a 161676i bk5: 576a 161693i bk6: 576a 161695i bk7: 576a 161645i bk8: 508a 161896i bk9: 588a 161700i bk10: 584a 161821i bk11: 596a 161663i bk12: 560a 161766i bk13: 656a 161592i bk14: 684a 161467i bk15: 548a 161803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983612
Row_Buffer_Locality_read = 0.983612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187804
Bank_Level_Parallism_Col = 1.167426
Bank_Level_Parallism_Ready = 1.039941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166847 

BW Util details:
bwutil = 0.115927 
total_CMD = 163171 
util_bw = 18916 
Wasted_Col = 10552 
Wasted_Row = 1653 
Idle = 132050 

BW Util Bottlenecks: 
RCDc_limit = 2279 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8615 
rwq = 0 
CCDLc_limit_alone = 8615 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163171 
n_nop = 153387 
Read = 9458 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 9458 
total_req = 9458 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 9458 
Row_Bus_Util =  0.001998 
CoL_Bus_Util = 0.057964 
Either_Row_CoL_Bus_Util = 0.059962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.231218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.231218
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=153496 n_act=176 n_pre=160 n_ref_event=0 n_req=9328 n_rd=9324 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.1145
n_activity=49192 dram_eff=0.3797
bk0: 591a 161485i bk1: 655a 161353i bk2: 623a 161543i bk3: 563a 161746i bk4: 624a 161462i bk5: 524a 161701i bk6: 568a 161754i bk7: 628a 161425i bk8: 588a 161733i bk9: 552a 161754i bk10: 580a 161571i bk11: 468a 162015i bk12: 568a 161773i bk13: 568a 161778i bk14: 676a 161642i bk15: 548a 161909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982847
Row_Buffer_Locality_read = 0.983054
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.212027
Bank_Level_Parallism_Col = 1.190127
Bank_Level_Parallism_Ready = 1.052316
write_to_read_ratio_blp_rw_average = 0.003820
GrpLevelPara = 1.188129 

BW Util details:
bwutil = 0.114481 
total_CMD = 163171 
util_bw = 18680 
Wasted_Col = 10350 
Wasted_Row = 1665 
Idle = 132476 

BW Util Bottlenecks: 
RCDc_limit = 2259 
RCDWRc_limit = 14 
WTRc_limit = 17 
RTWc_limit = 32 
CCDLc_limit = 8433 
rwq = 0 
CCDLc_limit_alone = 8433 
WTRc_limit_alone = 17 
RTWc_limit_alone = 32 

Commands details: 
total_CMD = 163171 
n_nop = 153496 
Read = 9324 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 9328 
total_req = 9340 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 9340 
Row_Bus_Util =  0.002059 
CoL_Bus_Util = 0.057241 
Either_Row_CoL_Bus_Util = 0.059294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000103 
queue_avg = 0.261039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.261039
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=153719 n_act=170 n_pre=154 n_ref_event=0 n_req=9128 n_rd=9128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1119
n_activity=48142 dram_eff=0.3792
bk0: 545a 161753i bk1: 585a 161754i bk2: 553a 161798i bk3: 605a 161631i bk4: 624a 161581i bk5: 604a 161491i bk6: 596a 161662i bk7: 552a 161746i bk8: 512a 161839i bk9: 504a 161888i bk10: 564a 161778i bk11: 548a 161781i bk12: 652a 161708i bk13: 600a 161686i bk14: 580a 161801i bk15: 504a 161960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983129
Row_Buffer_Locality_read = 0.983129
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182814
Bank_Level_Parallism_Col = 1.159287
Bank_Level_Parallism_Ready = 1.037568
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159127 

BW Util details:
bwutil = 0.111883 
total_CMD = 163171 
util_bw = 18256 
Wasted_Col = 10232 
Wasted_Row = 1593 
Idle = 133090 

BW Util Bottlenecks: 
RCDc_limit = 2224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8409 
rwq = 0 
CCDLc_limit_alone = 8409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163171 
n_nop = 153719 
Read = 9128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 154 
n_ref = 0 
n_req = 9128 
total_req = 9128 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 9128 
Row_Bus_Util =  0.001986 
CoL_Bus_Util = 0.055941 
Either_Row_CoL_Bus_Util = 0.057927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.229122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.229122
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=153470 n_act=173 n_pre=157 n_ref_event=0 n_req=9372 n_rd=9372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=49148 dram_eff=0.3814
bk0: 557a 161777i bk1: 633a 161580i bk2: 557a 161765i bk3: 617a 161582i bk4: 604a 161663i bk5: 552a 161655i bk6: 572a 161613i bk7: 584a 161640i bk8: 576a 161714i bk9: 572a 161712i bk10: 608a 161742i bk11: 576a 161732i bk12: 608a 161669i bk13: 604a 161687i bk14: 580a 161827i bk15: 572a 161716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983248
Row_Buffer_Locality_read = 0.983248
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196025
Bank_Level_Parallism_Col = 1.173825
Bank_Level_Parallism_Ready = 1.048208
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.173199 

BW Util details:
bwutil = 0.114873 
total_CMD = 163171 
util_bw = 18744 
Wasted_Col = 10351 
Wasted_Row = 1627 
Idle = 132449 

BW Util Bottlenecks: 
RCDc_limit = 2275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8429 
rwq = 0 
CCDLc_limit_alone = 8429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163171 
n_nop = 153470 
Read = 9372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 157 
n_ref = 0 
n_req = 9372 
total_req = 9372 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 9372 
Row_Bus_Util =  0.002022 
CoL_Bus_Util = 0.057437 
Either_Row_CoL_Bus_Util = 0.059453 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000103 
queue_avg = 0.271788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.271788
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163171 n_nop=154194 n_act=172 n_pre=156 n_ref_event=0 n_req=8650 n_rd=8650 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.106
n_activity=47185 dram_eff=0.3666
bk0: 542a 161825i bk1: 615a 161667i bk2: 618a 161629i bk3: 617a 161631i bk4: 552a 161718i bk5: 598a 161547i bk6: 556a 161695i bk7: 492a 161850i bk8: 476a 161910i bk9: 524a 161800i bk10: 460a 161953i bk11: 520a 161899i bk12: 520a 161940i bk13: 556a 161800i bk14: 456a 162052i bk15: 548a 161885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981965
Row_Buffer_Locality_read = 0.981965
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184844
Bank_Level_Parallism_Col = 1.164741
Bank_Level_Parallism_Ready = 1.040555
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164530 

BW Util details:
bwutil = 0.106024 
total_CMD = 163171 
util_bw = 17300 
Wasted_Col = 9774 
Wasted_Row = 1719 
Idle = 134378 

BW Util Bottlenecks: 
RCDc_limit = 2283 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7827 
rwq = 0 
CCDLc_limit_alone = 7827 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163171 
n_nop = 154194 
Read = 8650 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 8650 
total_req = 8650 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 8650 
Row_Bus_Util =  0.002010 
CoL_Bus_Util = 0.053012 
Either_Row_CoL_Bus_Util = 0.055016 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000111 
queue_avg = 0.212017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.212017

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7530, Miss = 4382, Miss_rate = 0.582, Pending_hits = 1506, Reservation_fails = 0
L2_cache_bank[1]: Access = 7538, Miss = 4250, Miss_rate = 0.564, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[2]: Access = 7808, Miss = 4778, Miss_rate = 0.612, Pending_hits = 1602, Reservation_fails = 0
L2_cache_bank[3]: Access = 7349, Miss = 4402, Miss_rate = 0.599, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[4]: Access = 7681, Miss = 4224, Miss_rate = 0.550, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[5]: Access = 7752, Miss = 4596, Miss_rate = 0.593, Pending_hits = 1593, Reservation_fails = 0
L2_cache_bank[6]: Access = 7604, Miss = 4642, Miss_rate = 0.610, Pending_hits = 1517, Reservation_fails = 0
L2_cache_bank[7]: Access = 7918, Miss = 4590, Miss_rate = 0.580, Pending_hits = 1599, Reservation_fails = 0
L2_cache_bank[8]: Access = 8192, Miss = 5100, Miss_rate = 0.623, Pending_hits = 1720, Reservation_fails = 0
L2_cache_bank[9]: Access = 7807, Miss = 4626, Miss_rate = 0.593, Pending_hits = 1597, Reservation_fails = 0
L2_cache_bank[10]: Access = 7777, Miss = 4448, Miss_rate = 0.572, Pending_hits = 1546, Reservation_fails = 0
L2_cache_bank[11]: Access = 7868, Miss = 4832, Miss_rate = 0.614, Pending_hits = 1659, Reservation_fails = 0
L2_cache_bank[12]: Access = 7411, Miss = 4218, Miss_rate = 0.569, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[13]: Access = 7536, Miss = 4502, Miss_rate = 0.597, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[14]: Access = 7454, Miss = 4062, Miss_rate = 0.545, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[15]: Access = 8268, Miss = 5498, Miss_rate = 0.665, Pending_hits = 1864, Reservation_fails = 0
L2_cache_bank[16]: Access = 7634, Miss = 4516, Miss_rate = 0.592, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[17]: Access = 7927, Miss = 4958, Miss_rate = 0.625, Pending_hits = 1675, Reservation_fails = 0
L2_cache_bank[18]: Access = 7482, Miss = 4230, Miss_rate = 0.565, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[19]: Access = 8331, Miss = 5038, Miss_rate = 0.605, Pending_hits = 1746, Reservation_fails = 0
L2_cache_bank[20]: Access = 7833, Miss = 4380, Miss_rate = 0.559, Pending_hits = 1513, Reservation_fails = 0
L2_cache_bank[21]: Access = 8142, Miss = 5124, Miss_rate = 0.629, Pending_hits = 1747, Reservation_fails = 0
L2_cache_bank[22]: Access = 7680, Miss = 4516, Miss_rate = 0.588, Pending_hits = 1520, Reservation_fails = 0
L2_cache_bank[23]: Access = 7583, Miss = 4274, Miss_rate = 0.564, Pending_hits = 1496, Reservation_fails = 0
L2_total_cache_accesses = 186105
L2_total_cache_misses = 110186
L2_total_cache_miss_rate = 0.5921
L2_total_cache_pending_hits = 37530
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81493
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1314
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=186105
icnt_total_pkts_simt_to_mem=186105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.03517
	minimum = 5
	maximum = 62
Network latency average = 8.03517
	minimum = 5
	maximum = 62
Slowest packet = 314436
Flit latency average = 8.03517
	minimum = 5
	maximum = 62
Slowest flit = 314436
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0724887
	minimum = 0.0349009 (at node 10)
	maximum = 0.0876365 (at node 50)
Accepted packet rate average = 0.0724887
	minimum = 0.0349009 (at node 10)
	maximum = 0.0876365 (at node 50)
Injected flit rate average = 0.0724887
	minimum = 0.0349009 (at node 10)
	maximum = 0.0876365 (at node 50)
Accepted flit rate average= 0.0724887
	minimum = 0.0349009 (at node 10)
	maximum = 0.0876365 (at node 50)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.38403 (5 samples)
	minimum = 5 (5 samples)
	maximum = 71.8 (5 samples)
Network latency average = 8.38403 (5 samples)
	minimum = 5 (5 samples)
	maximum = 71.8 (5 samples)
Flit latency average = 8.38403 (5 samples)
	minimum = 5 (5 samples)
	maximum = 71.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0773887 (5 samples)
	minimum = 0.0423211 (5 samples)
	maximum = 0.0938958 (5 samples)
Accepted packet rate average = 0.0773887 (5 samples)
	minimum = 0.0423211 (5 samples)
	maximum = 0.0938958 (5 samples)
Injected flit rate average = 0.0773887 (5 samples)
	minimum = 0.0423211 (5 samples)
	maximum = 0.0938958 (5 samples)
Accepted flit rate average = 0.0773887 (5 samples)
	minimum = 0.0423211 (5 samples)
	maximum = 0.0938958 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 59 sec (59 sec)
gpgpu_simulation_rate = 1066332 (inst/sec)
gpgpu_simulation_rate = 1567 (cycle/sec)
gpgpu_silicon_slowdown = 904275x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread


		GPGPU-Sim: *** exit detected ***
		Waiting :                  20420686
		Issued:                    2910312
		ExcessALU:                 358034
		ExcessMEM:                 80682
		Others:                    92947859
		TotalWarpsIssued(Sum):     116717573
		WARPS:                     115294464


