#-----------------------------------------------------------
# Webtalk v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Apr 30 10:51:07 2015
# Process ID: 14012
# Log file: c:/phd/vivado_projects/parallella-hw/fpga/projects/harmonia_analog_monitoring/my_ips/clk_divider/clk_divider_v1_0_project/clk_divider_v1_0_project.sim/sim_1/behav/webtalk.log
# Journal file: c:/phd/vivado_projects/parallella-hw/fpga/projects/harmonia_analog_monitoring/my_ips/clk_divider/clk_divider_v1_0_project/clk_divider_v1_0_project.sim/sim_1/behav\webtalk.jou
#-----------------------------------------------------------
source c:/phd/vivado_projects/parallella-hw/fpga/projects/harmonia_analog_monitoring/my_ips/clk_divider/clk_divider_v1_0_project/clk_divider_v1_0_project.sim/sim_1/behav/xsim.dir/clk_divider_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/phd/vivado_projects/parallella-hw/fpga/projects/harmonia_analog_monitoring/my_ips/clk_divider/clk_divider_v1_0_project/clk_divider_v1_0_project.sim/sim_1/behav/xsim.dir/clk_divider_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 30 10:51:13 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 63.008 ; gain = 0.027
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 30 10:51:13 2015...
