
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.091959                       # Number of seconds simulated
sim_ticks                                 91958929000                       # Number of ticks simulated
final_tick                                91958929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1232986                       # Simulator instruction rate (inst/s)
host_op_rate                                  2030136                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2542829398                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661212                       # Number of bytes of host memory used
host_seconds                                    36.16                       # Real time elapsed on the host
sim_insts                                    44589715                       # Number of instructions simulated
sim_ops                                      73417860                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          988288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1011072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       721856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          721856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            15442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11279                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             247763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10747059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10994821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        247763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           247763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7849765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7849765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7849765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            247763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10747059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             18844587                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877741                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916909                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        183917858                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589715                       # Number of instructions committed
system.cpu.committedOps                      73417860                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895936                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895936                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691601                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686411                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636619                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933085                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  183917858                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543779     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417860                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.043941                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.630308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.043941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433991                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839012                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5802561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5802561                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26641573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26641573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26641573                       # number of overall hits
system.cpu.dcache.overall_hits::total        26641573                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38729                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        13980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13980                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        52709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52709                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        52709                       # number of overall misses
system.cpu.dcache.overall_misses::total         52709                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3992356000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3992356000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1345783000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1345783000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5338139000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5338139000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5338139000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5338139000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002403                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001975                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 103084.407033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103084.407033                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 96264.878398                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96264.878398                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 101275.664498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101275.664498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 101275.664498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101275.664498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43416                       # number of writebacks
system.cpu.dcache.writebacks::total             43416                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        13980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13980                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        52709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        52709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52709                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3953627000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3953627000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1331803000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1331803000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5285430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5285430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5285430000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5285430000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 102084.407033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102084.407033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 95264.878398                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95264.878398                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 100275.664498                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100275.664498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 100275.664498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100275.664498                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44915                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.270530                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916909                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168305.924157                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.270530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834174                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916553                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916553                       # number of overall hits
system.cpu.icache.overall_hits::total        59916553                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     62668000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62668000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     62668000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62668000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     62668000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62668000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916909                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916909                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 176033.707865                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 176033.707865                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 176033.707865                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 176033.707865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 176033.707865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 176033.707865                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     62312000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62312000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     62312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     62312000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62312000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 175033.707865                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 175033.707865                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 175033.707865                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 175033.707865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 175033.707865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 175033.707865                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.384821                       # Cycle average of tags in use
system.l2.tags.total_refs                       98026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.052503                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.413570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.071234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.900017                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986028                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    808397                       # Number of tag accesses
system.l2.tags.data_accesses                   808397                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43416                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              7282                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7282                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   259                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21359                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21618                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21618                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21618                       # number of overall hits
system.l2.overall_hits::total                   21618                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6439                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17370                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23809                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24165                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data              23809                       # number of overall misses
system.l2.overall_misses::total                 24165                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1231651500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1231651500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61776000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61776000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3671263500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3671263500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61776000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4902915000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4964691000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61776000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4902915000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4964691000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          7282                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7282                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45783                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45783                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961332                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448501                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524116                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527816                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524116                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527816                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 191279.934772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 191279.934772                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 173528.089888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 173528.089888                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 211356.563040                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 211356.563040                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 173528.089888                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 205926.960393                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 205449.658597                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 173528.089888                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 205926.960393                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 205449.658597                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21678                       # number of writebacks
system.l2.writebacks::total                     21678                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6439                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17370                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24165                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1167261500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1167261500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   3497563500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3497563500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58216000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4664825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4723041000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58216000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4664825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4723041000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448501                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527816                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527816                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 181279.934772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 181279.934772                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 163528.089888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 163528.089888                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 201356.563040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 201356.563040                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 163528.089888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 195926.960393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 195449.658597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 163528.089888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 195926.960393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 195449.658597                       # average overall mshr miss latency
system.l2.replacements                          22141                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3936.215497                       # Cycle average of tags in use
system.l3.tags.total_refs                       45975                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     21229                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.165670                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      403.110710                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         18.231031                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3514.873756                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.098416                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.004451                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.858123                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.960990                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4027                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    113249                       # Number of tag accesses
system.l3.tags.data_accesses                   113249                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21678                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21678                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 35                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           8332                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              8332                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  8367                       # number of demand (read+write) hits
system.l3.demand_hits::total                     8367                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 8367                       # number of overall hits
system.l3.overall_hits::total                    8367                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6404                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6404                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         9038                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            9394                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               15442                       # number of demand (read+write) misses
system.l3.demand_misses::total                  15798                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data              15442                       # number of overall misses
system.l3.overall_misses::total                 15798                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1096065000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1096065000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     54300000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   3219007500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3273307500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      54300000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    4315072500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4369372500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     54300000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   4315072500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4369372500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21678                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21678                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17370                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17726                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23809                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24165                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23809                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24165                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.994564                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.994564                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.520322                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.529956                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.648578                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.653755                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.648578                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.653755                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 171153.185509                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 171153.185509                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 152528.089888                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 356163.697721                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 348446.614861                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 152528.089888                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 279437.410957                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 276577.573111                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 152528.089888                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 279437.410957                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 276577.573111                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                11279                       # number of writebacks
system.l3.writebacks::total                     11279                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           35                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            35                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6404                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6404                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         9038                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         9394                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          15442                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             15798                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         15442                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            15798                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1032025000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1032025000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     50740000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3128627500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3179367500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     50740000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   4160652500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4211392500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     50740000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   4160652500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4211392500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.994564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.994564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.520322                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.529956                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.648578                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.653755                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.648578                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.653755                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 161153.185509                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 161153.185509                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 142528.089888                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 346163.697721                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 338446.614861                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 142528.089888                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 269437.410957                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 266577.573111                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 142528.089888                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 269437.410957                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 266577.573111                       # average overall mshr miss latency
system.l3.replacements                          17133                       # number of replacements
system.membus.snoop_filter.tot_requests         28986                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9394                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11279                       # Transaction distribution
system.membus.trans_dist::CleanEvict              122                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6404                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9394                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        42997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        42997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1732928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1732928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1732928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15798                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15798    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15798                       # Request fanout histogram
system.membus.reqLayer2.occupancy            74105500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           78993500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        98026                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        52243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1022                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1022                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7729                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7282                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38729                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       150333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                151091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5685952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5711680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27908                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1387392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012621                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111635                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  79951     98.74%     98.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1022      1.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80973                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           92475000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          71781500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46010                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           5767                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         5767                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  91958929000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17726                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        32957                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            6021                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17726                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70175                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2933952                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           17133                       # Total snoops (count)
system.tol3bus.snoopTraffic                    721856                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            41298                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.139644                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.346621                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  35531     86.04%     86.04% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5767     13.96%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              41298                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44683000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36247500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
