

================================================================
== Vivado HLS Report for 'simple'
================================================================
* Date:           Fri Mar  9 18:25:42 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        unroll_float_8_march
* Solution:       solution2
* Product family: kintexu
* Target device:  xcku035-ffva1156-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.71|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|    1816|    1744|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      27|
|Register         |        -|      -|       4|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     16|    1820|    1771|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |simple_fadd_32ns_bkb_U1  |simple_fadd_32ns_bkb  |        0|      2|  227|  218|
    |simple_fadd_32ns_bkb_U2  |simple_fadd_32ns_bkb  |        0|      2|  227|  218|
    |simple_fadd_32ns_bkb_U3  |simple_fadd_32ns_bkb  |        0|      2|  227|  218|
    |simple_fadd_32ns_bkb_U4  |simple_fadd_32ns_bkb  |        0|      2|  227|  218|
    |simple_fadd_32ns_bkb_U5  |simple_fadd_32ns_bkb  |        0|      2|  227|  218|
    |simple_fadd_32ns_bkb_U6  |simple_fadd_32ns_bkb  |        0|      2|  227|  218|
    |simple_fadd_32ns_bkb_U7  |simple_fadd_32ns_bkb  |        0|      2|  227|  218|
    |simple_fadd_32ns_bkb_U8  |simple_fadd_32ns_bkb  |        0|      2|  227|  218|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16| 1816| 1744|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    simple    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    simple    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    simple    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    simple    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    simple    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    simple    | return value |
|ap_return   | out |   32| ap_ctrl_hs |    simple    | return value |
|a_0         |  in |   32|   ap_none  |      a_0     |    pointer   |
|a_1         |  in |   32|   ap_none  |      a_1     |    pointer   |
|a_2         |  in |   32|   ap_none  |      a_2     |    pointer   |
|a_3         |  in |   32|   ap_none  |      a_3     |    pointer   |
|a_4         |  in |   32|   ap_none  |      a_4     |    pointer   |
|a_5         |  in |   32|   ap_none  |      a_5     |    pointer   |
|a_6         |  in |   32|   ap_none  |      a_6     |    pointer   |
|a_7         |  in |   32|   ap_none  |      a_7     |    pointer   |
|b_0         |  in |   32|   ap_none  |      b_0     |    pointer   |
|b_1         |  in |   32|   ap_none  |      b_1     |    pointer   |
|b_2         |  in |   32|   ap_none  |      b_2     |    pointer   |
|b_3         |  in |   32|   ap_none  |      b_3     |    pointer   |
|b_4         |  in |   32|   ap_none  |      b_4     |    pointer   |
|b_5         |  in |   32|   ap_none  |      b_5     |    pointer   |
|b_6         |  in |   32|   ap_none  |      b_6     |    pointer   |
|b_7         |  in |   32|   ap_none  |      b_7     |    pointer   |
|c_0         | out |   32|   ap_vld   |      c_0     |    pointer   |
|c_0_ap_vld  | out |    1|   ap_vld   |      c_0     |    pointer   |
|c_1         | out |   32|   ap_vld   |      c_1     |    pointer   |
|c_1_ap_vld  | out |    1|   ap_vld   |      c_1     |    pointer   |
|c_2         | out |   32|   ap_vld   |      c_2     |    pointer   |
|c_2_ap_vld  | out |    1|   ap_vld   |      c_2     |    pointer   |
|c_3         | out |   32|   ap_vld   |      c_3     |    pointer   |
|c_3_ap_vld  | out |    1|   ap_vld   |      c_3     |    pointer   |
|c_4         | out |   32|   ap_vld   |      c_4     |    pointer   |
|c_4_ap_vld  | out |    1|   ap_vld   |      c_4     |    pointer   |
|c_5         | out |   32|   ap_vld   |      c_5     |    pointer   |
|c_5_ap_vld  | out |    1|   ap_vld   |      c_5     |    pointer   |
|c_6         | out |   32|   ap_vld   |      c_6     |    pointer   |
|c_6_ap_vld  | out |    1|   ap_vld   |      c_6     |    pointer   |
|c_7         | out |   32|   ap_vld   |      c_7     |    pointer   |
|c_7_ap_vld  | out |    1|   ap_vld   |      c_7     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 5.71ns
ST_1: a_0_read (51)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:26  %a_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %a_0)

ST_1: b_0_read (52)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:27  %b_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0)

ST_1: tmp_1 (53)  [4/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:28  %tmp_1 = fadd float %a_0_read, %b_0_read

ST_1: a_1_read (55)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:30  %a_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %a_1)

ST_1: b_1_read (56)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:31  %b_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1)

ST_1: tmp_1_1 (57)  [4/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:32  %tmp_1_1 = fadd float %a_1_read, %b_1_read

ST_1: a_2_read (59)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:34  %a_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %a_2)

ST_1: b_2_read (60)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:35  %b_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2)

ST_1: tmp_1_2 (61)  [4/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:36  %tmp_1_2 = fadd float %a_2_read, %b_2_read

ST_1: a_3_read (63)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:38  %a_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %a_3)

ST_1: b_3_read (64)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:39  %b_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3)

ST_1: tmp_1_3 (65)  [4/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:40  %tmp_1_3 = fadd float %a_3_read, %b_3_read

ST_1: a_4_read (67)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:42  %a_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %a_4)

ST_1: b_4_read (68)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:43  %b_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4)

ST_1: tmp_1_4 (69)  [4/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:44  %tmp_1_4 = fadd float %a_4_read, %b_4_read

ST_1: a_5_read (71)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:46  %a_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %a_5)

ST_1: b_5_read (72)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:47  %b_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5)

ST_1: tmp_1_5 (73)  [4/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:48  %tmp_1_5 = fadd float %a_5_read, %b_5_read

ST_1: a_6_read (75)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:50  %a_6_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %a_6)

ST_1: b_6_read (76)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:51  %b_6_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_6)

ST_1: tmp_1_6 (77)  [4/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:52  %tmp_1_6 = fadd float %a_6_read, %b_6_read

ST_1: a_7_read (79)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:54  %a_7_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %a_7)

ST_1: b_7_read (80)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:55  %b_7_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_7)

ST_1: tmp_1_7 (81)  [4/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:56  %tmp_1_7 = fadd float %a_7_read, %b_7_read


 <State 2>: 5.71ns
ST_2: tmp_1 (53)  [3/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:28  %tmp_1 = fadd float %a_0_read, %b_0_read

ST_2: tmp_1_1 (57)  [3/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:32  %tmp_1_1 = fadd float %a_1_read, %b_1_read

ST_2: tmp_1_2 (61)  [3/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:36  %tmp_1_2 = fadd float %a_2_read, %b_2_read

ST_2: tmp_1_3 (65)  [3/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:40  %tmp_1_3 = fadd float %a_3_read, %b_3_read

ST_2: tmp_1_4 (69)  [3/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:44  %tmp_1_4 = fadd float %a_4_read, %b_4_read

ST_2: tmp_1_5 (73)  [3/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:48  %tmp_1_5 = fadd float %a_5_read, %b_5_read

ST_2: tmp_1_6 (77)  [3/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:52  %tmp_1_6 = fadd float %a_6_read, %b_6_read

ST_2: tmp_1_7 (81)  [3/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:56  %tmp_1_7 = fadd float %a_7_read, %b_7_read


 <State 3>: 5.71ns
ST_3: tmp_1 (53)  [2/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:28  %tmp_1 = fadd float %a_0_read, %b_0_read

ST_3: tmp_1_1 (57)  [2/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:32  %tmp_1_1 = fadd float %a_1_read, %b_1_read

ST_3: tmp_1_2 (61)  [2/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:36  %tmp_1_2 = fadd float %a_2_read, %b_2_read

ST_3: tmp_1_3 (65)  [2/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:40  %tmp_1_3 = fadd float %a_3_read, %b_3_read

ST_3: tmp_1_4 (69)  [2/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:44  %tmp_1_4 = fadd float %a_4_read, %b_4_read

ST_3: tmp_1_5 (73)  [2/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:48  %tmp_1_5 = fadd float %a_5_read, %b_5_read

ST_3: tmp_1_6 (77)  [2/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:52  %tmp_1_6 = fadd float %a_6_read, %b_6_read

ST_3: tmp_1_7 (81)  [2/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:56  %tmp_1_7 = fadd float %a_7_read, %b_7_read


 <State 4>: 5.71ns
ST_4: StgValue_45 (25)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %c_7), !map !7

ST_4: StgValue_46 (26)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %c_6), !map !13

ST_4: StgValue_47 (27)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %c_5), !map !19

ST_4: StgValue_48 (28)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %c_4), !map !25

ST_4: StgValue_49 (29)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %c_3), !map !31

ST_4: StgValue_50 (30)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %c_2), !map !37

ST_4: StgValue_51 (31)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %c_1), !map !43

ST_4: StgValue_52 (32)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %c_0), !map !49

ST_4: StgValue_53 (33)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_7), !map !55

ST_4: StgValue_54 (34)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_6), !map !59

ST_4: StgValue_55 (35)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5), !map !63

ST_4: StgValue_56 (36)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4), !map !67

ST_4: StgValue_57 (37)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3), !map !71

ST_4: StgValue_58 (38)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2), !map !75

ST_4: StgValue_59 (39)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1), !map !79

ST_4: StgValue_60 (40)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0), !map !83

ST_4: StgValue_61 (41)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %a_7), !map !87

ST_4: StgValue_62 (42)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(float* %a_6), !map !91

ST_4: StgValue_63 (43)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(float* %a_5), !map !95

ST_4: StgValue_64 (44)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(float* %a_4), !map !99

ST_4: StgValue_65 (45)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(float* %a_3), !map !103

ST_4: StgValue_66 (46)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(float* %a_2), !map !107

ST_4: StgValue_67 (47)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(float* %a_1), !map !111

ST_4: StgValue_68 (48)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(float* %a_0), !map !115

ST_4: StgValue_69 (49)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !119

ST_4: StgValue_70 (50)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @simple_str) nounwind

ST_4: tmp_1 (53)  [1/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:28  %tmp_1 = fadd float %a_0_read, %b_0_read

ST_4: StgValue_72 (54)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:29  call void @_ssdm_op_Write.ap_auto.floatP(float* %c_0, float %tmp_1)

ST_4: tmp_1_1 (57)  [1/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:32  %tmp_1_1 = fadd float %a_1_read, %b_1_read

ST_4: StgValue_74 (58)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:33  call void @_ssdm_op_Write.ap_auto.floatP(float* %c_1, float %tmp_1_1)

ST_4: tmp_1_2 (61)  [1/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:36  %tmp_1_2 = fadd float %a_2_read, %b_2_read

ST_4: StgValue_76 (62)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:37  call void @_ssdm_op_Write.ap_auto.floatP(float* %c_2, float %tmp_1_2)

ST_4: tmp_1_3 (65)  [1/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:40  %tmp_1_3 = fadd float %a_3_read, %b_3_read

ST_4: StgValue_78 (66)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:41  call void @_ssdm_op_Write.ap_auto.floatP(float* %c_3, float %tmp_1_3)

ST_4: tmp_1_4 (69)  [1/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:44  %tmp_1_4 = fadd float %a_4_read, %b_4_read

ST_4: StgValue_80 (70)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:45  call void @_ssdm_op_Write.ap_auto.floatP(float* %c_4, float %tmp_1_4)

ST_4: tmp_1_5 (73)  [1/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:48  %tmp_1_5 = fadd float %a_5_read, %b_5_read

ST_4: StgValue_82 (74)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:49  call void @_ssdm_op_Write.ap_auto.floatP(float* %c_5, float %tmp_1_5)

ST_4: tmp_1_6 (77)  [1/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:52  %tmp_1_6 = fadd float %a_6_read, %b_6_read

ST_4: StgValue_84 (78)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:53  call void @_ssdm_op_Write.ap_auto.floatP(float* %c_6, float %tmp_1_6)

ST_4: tmp_1_7 (81)  [1/4] 5.71ns  loc: ../../../../../home/drsatya/neha/add.c:14
:56  %tmp_1_7 = fadd float %a_7_read, %b_7_read

ST_4: StgValue_86 (82)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:14
:57  call void @_ssdm_op_Write.ap_auto.floatP(float* %c_7, float %tmp_1_7)

ST_4: StgValue_87 (83)  [1/1] 0.00ns  loc: ../../../../../home/drsatya/neha/add.c:17
:58  ret float 0.000000e+00



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_0_read    (read         ) [ 00111]
b_0_read    (read         ) [ 00111]
a_1_read    (read         ) [ 00111]
b_1_read    (read         ) [ 00111]
a_2_read    (read         ) [ 00111]
b_2_read    (read         ) [ 00111]
a_3_read    (read         ) [ 00111]
b_3_read    (read         ) [ 00111]
a_4_read    (read         ) [ 00111]
b_4_read    (read         ) [ 00111]
a_5_read    (read         ) [ 00111]
b_5_read    (read         ) [ 00111]
a_6_read    (read         ) [ 00111]
b_6_read    (read         ) [ 00111]
a_7_read    (read         ) [ 00111]
b_7_read    (read         ) [ 00111]
StgValue_45 (specbitsmap  ) [ 00000]
StgValue_46 (specbitsmap  ) [ 00000]
StgValue_47 (specbitsmap  ) [ 00000]
StgValue_48 (specbitsmap  ) [ 00000]
StgValue_49 (specbitsmap  ) [ 00000]
StgValue_50 (specbitsmap  ) [ 00000]
StgValue_51 (specbitsmap  ) [ 00000]
StgValue_52 (specbitsmap  ) [ 00000]
StgValue_53 (specbitsmap  ) [ 00000]
StgValue_54 (specbitsmap  ) [ 00000]
StgValue_55 (specbitsmap  ) [ 00000]
StgValue_56 (specbitsmap  ) [ 00000]
StgValue_57 (specbitsmap  ) [ 00000]
StgValue_58 (specbitsmap  ) [ 00000]
StgValue_59 (specbitsmap  ) [ 00000]
StgValue_60 (specbitsmap  ) [ 00000]
StgValue_61 (specbitsmap  ) [ 00000]
StgValue_62 (specbitsmap  ) [ 00000]
StgValue_63 (specbitsmap  ) [ 00000]
StgValue_64 (specbitsmap  ) [ 00000]
StgValue_65 (specbitsmap  ) [ 00000]
StgValue_66 (specbitsmap  ) [ 00000]
StgValue_67 (specbitsmap  ) [ 00000]
StgValue_68 (specbitsmap  ) [ 00000]
StgValue_69 (specbitsmap  ) [ 00000]
StgValue_70 (spectopmodule) [ 00000]
tmp_1       (fadd         ) [ 00000]
StgValue_72 (write        ) [ 00000]
tmp_1_1     (fadd         ) [ 00000]
StgValue_74 (write        ) [ 00000]
tmp_1_2     (fadd         ) [ 00000]
StgValue_76 (write        ) [ 00000]
tmp_1_3     (fadd         ) [ 00000]
StgValue_78 (write        ) [ 00000]
tmp_1_4     (fadd         ) [ 00000]
StgValue_80 (write        ) [ 00000]
tmp_1_5     (fadd         ) [ 00000]
StgValue_82 (write        ) [ 00000]
tmp_1_6     (fadd         ) [ 00000]
StgValue_84 (write        ) [ 00000]
tmp_1_7     (fadd         ) [ 00000]
StgValue_86 (write        ) [ 00000]
StgValue_87 (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="b_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="b_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="b_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="c_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="c_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="c_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="c_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="c_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="c_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="c_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="c_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="simple_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="a_0_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b_0_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_2_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="b_2_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_3_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_3_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a_4_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_4_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_4_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_5_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_5_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b_5_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_5_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="a_6_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="b_6_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_6_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="a_7_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_7_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="b_7_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_7_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_72_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_72/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="StgValue_74_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_74/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_76_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_76/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="StgValue_78_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_78/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="StgValue_80_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_80/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="StgValue_82_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_82/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="StgValue_84_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_84/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="StgValue_86_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_86/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1_2/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1_4/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1_5/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1_6/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1_7/1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="a_0_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_0_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="b_0_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_0_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="a_1_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_1_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="b_1_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="a_2_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_2_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="b_2_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_2_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="a_3_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_3_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="b_3_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_3_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="a_4_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_4_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="b_4_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_4_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="a_5_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_5_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="b_5_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_5_read "/>
</bind>
</comp>

<comp id="328" class="1005" name="a_6_read_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_6_read "/>
</bind>
</comp>

<comp id="333" class="1005" name="b_6_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_6_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="a_7_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_7_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="b_7_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_7_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="48" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="212" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="217"><net_src comp="60" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="66" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="219" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="224"><net_src comp="72" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="78" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="226" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="231"><net_src comp="84" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="90" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="233" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="238"><net_src comp="96" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="102" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="240" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="245"><net_src comp="108" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="114" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="247" pin="2"/><net_sink comp="191" pin=2"/></net>

<net id="252"><net_src comp="120" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="126" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="254" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="259"><net_src comp="132" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="138" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="261" pin="2"/><net_sink comp="205" pin=2"/></net>

<net id="266"><net_src comp="144" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="150" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="60" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="276"><net_src comp="66" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="281"><net_src comp="72" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="286"><net_src comp="78" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="291"><net_src comp="84" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="296"><net_src comp="90" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="301"><net_src comp="96" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="306"><net_src comp="102" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="311"><net_src comp="108" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="316"><net_src comp="114" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="321"><net_src comp="120" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="326"><net_src comp="126" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="331"><net_src comp="132" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="336"><net_src comp="138" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="341"><net_src comp="144" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="346"><net_src comp="150" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="261" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {4 }
	Port: c_1 | {4 }
	Port: c_2 | {4 }
	Port: c_3 | {4 }
	Port: c_4 | {4 }
	Port: c_5 | {4 }
	Port: c_6 | {4 }
	Port: c_7 | {4 }
 - Input state : 
	Port: simple : a_0 | {1 }
	Port: simple : a_1 | {1 }
	Port: simple : a_2 | {1 }
	Port: simple : a_3 | {1 }
	Port: simple : a_4 | {1 }
	Port: simple : a_5 | {1 }
	Port: simple : a_6 | {1 }
	Port: simple : a_7 | {1 }
	Port: simple : b_0 | {1 }
	Port: simple : b_1 | {1 }
	Port: simple : b_2 | {1 }
	Port: simple : b_3 | {1 }
	Port: simple : b_4 | {1 }
	Port: simple : b_5 | {1 }
	Port: simple : b_6 | {1 }
	Port: simple : b_7 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		StgValue_72 : 1
		StgValue_74 : 1
		StgValue_76 : 1
		StgValue_78 : 1
		StgValue_80 : 1
		StgValue_82 : 1
		StgValue_84 : 1
		StgValue_86 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_212        |    2    |   227   |   218   |
|          |        grp_fu_219        |    2    |   227   |   218   |
|          |        grp_fu_226        |    2    |   227   |   218   |
|   fadd   |        grp_fu_233        |    2    |   227   |   218   |
|          |        grp_fu_240        |    2    |   227   |   218   |
|          |        grp_fu_247        |    2    |   227   |   218   |
|          |        grp_fu_254        |    2    |   227   |   218   |
|          |        grp_fu_261        |    2    |   227   |   218   |
|----------|--------------------------|---------|---------|---------|
|          |    a_0_read_read_fu_60   |    0    |    0    |    0    |
|          |    b_0_read_read_fu_66   |    0    |    0    |    0    |
|          |    a_1_read_read_fu_72   |    0    |    0    |    0    |
|          |    b_1_read_read_fu_78   |    0    |    0    |    0    |
|          |    a_2_read_read_fu_84   |    0    |    0    |    0    |
|          |    b_2_read_read_fu_90   |    0    |    0    |    0    |
|          |    a_3_read_read_fu_96   |    0    |    0    |    0    |
|   read   |   b_3_read_read_fu_102   |    0    |    0    |    0    |
|          |   a_4_read_read_fu_108   |    0    |    0    |    0    |
|          |   b_4_read_read_fu_114   |    0    |    0    |    0    |
|          |   a_5_read_read_fu_120   |    0    |    0    |    0    |
|          |   b_5_read_read_fu_126   |    0    |    0    |    0    |
|          |   a_6_read_read_fu_132   |    0    |    0    |    0    |
|          |   b_6_read_read_fu_138   |    0    |    0    |    0    |
|          |   a_7_read_read_fu_144   |    0    |    0    |    0    |
|          |   b_7_read_read_fu_150   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | StgValue_72_write_fu_156 |    0    |    0    |    0    |
|          | StgValue_74_write_fu_163 |    0    |    0    |    0    |
|          | StgValue_76_write_fu_170 |    0    |    0    |    0    |
|   write  | StgValue_78_write_fu_177 |    0    |    0    |    0    |
|          | StgValue_80_write_fu_184 |    0    |    0    |    0    |
|          | StgValue_82_write_fu_191 |    0    |    0    |    0    |
|          | StgValue_84_write_fu_198 |    0    |    0    |    0    |
|          | StgValue_86_write_fu_205 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    16   |   1816  |   1744  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|a_0_read_reg_268|   32   |
|a_1_read_reg_278|   32   |
|a_2_read_reg_288|   32   |
|a_3_read_reg_298|   32   |
|a_4_read_reg_308|   32   |
|a_5_read_reg_318|   32   |
|a_6_read_reg_328|   32   |
|a_7_read_reg_338|   32   |
|b_0_read_reg_273|   32   |
|b_1_read_reg_283|   32   |
|b_2_read_reg_293|   32   |
|b_3_read_reg_303|   32   |
|b_4_read_reg_313|   32   |
|b_5_read_reg_323|   32   |
|b_6_read_reg_333|   32   |
|b_7_read_reg_343|   32   |
+----------------+--------+
|      Total     |   512  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_212 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_212 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_219 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_219 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_226 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_226 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_233 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_233 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_240 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_240 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_247 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_247 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_254 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_254 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_261 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_261 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1024  ||  7.648  ||   144   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1816  |  1744  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   144  |
|  Register |    -   |    -   |   512  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    7   |  2328  |  1888  |
+-----------+--------+--------+--------+--------+
