Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Mar 15 13:08:37 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04 LTS
| Command      : report_utilization -file test_wrapper_utilization_placed.rpt -pb test_wrapper_utilization_placed.pb
| Design       : test_wrapper
| Device       : xczu49drffvf1760-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   |  424 |     0 |          0 |    425280 |  0.10 |
|   LUT as Logic             |  358 |     0 |          0 |    425280 |  0.08 |
|   LUT as Memory            |   66 |     0 |          0 |    213600 |  0.03 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   66 |     0 |            |           |       |
| CLB Registers              |  577 |     0 |          0 |    850560 |  0.07 |
|   Register as Flip Flop    |  577 |     0 |          0 |    850560 |  0.07 |
|   Register as Latch        |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |    0 |     0 |          0 |     53160 |  0.00 |
| F7 Muxes                   |    3 |     0 |          0 |    212640 | <0.01 |
| F8 Muxes                   |    0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 20    |          Yes |         Set |            - |
| 557   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |   96 |     0 |          0 |     53160 |  0.18 |
|   CLBL                                     |   47 |     0 |            |           |       |
|   CLBM                                     |   49 |     0 |            |           |       |
| LUT as Logic                               |  358 |     0 |          0 |    425280 |  0.08 |
|   using O5 output only                     |   21 |       |            |           |       |
|   using O6 output only                     |  205 |       |            |           |       |
|   using O5 and O6                          |  132 |       |            |           |       |
| LUT as Memory                              |   66 |     0 |          0 |    213600 |  0.03 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |   66 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   58 |       |            |           |       |
|     using O5 and O6                        |    8 |       |            |           |       |
| CLB Registers                              |  577 |     0 |          0 |    850560 |  0.07 |
|   Register driven from within the CLB      |  323 |       |            |           |       |
|   Register driven from outside the CLB     |  254 |       |            |           |       |
|     LUT in front of the register is unused |  211 |       |            |           |       |
|     LUT in front of the register is used   |   43 |       |            |           |       |
| Unique Control Sets                        |   37 |       |          0 |    106320 |  0.03 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |      1080 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |      1080 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      2160 |  0.00 |
| URAM           |    0 |     0 |          0 |        80 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    4 |     4 |          0 |       408 |  0.98 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |    3 |     3 |          0 |        48 |  6.25 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    1 |     1 |          0 |        48 |  2.08 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| RF_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       696 |  0.14 |
|   BUFGCE             |    0 |     0 |          0 |       216 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| RFADC           |    0 |     0 |          0 |         4 |   0.00 |
| RFDAC           |    0 |     0 |          0 |         4 |   0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  557 |            Register |
| LUT3     |  171 |                 CLB |
| LUT6     |  142 |                 CLB |
| LUT5     |   66 |                 CLB |
| LUT4     |   57 |                 CLB |
| SRLC32E  |   49 |                 CLB |
| LUT2     |   43 |                 CLB |
| SRL16E   |   25 |                 CLB |
| FDSE     |   20 |            Register |
| LUT1     |   11 |                 CLB |
| OBUF     |    4 |                 I/O |
| MUXF7    |    3 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------+------+
|       Ref Name       | Used |
+----------------------+------+
| test_rst_mpsoc_99M_0 |    1 |
| test_mpsoc_0         |    1 |
| test_axi_gpio_0_0    |    1 |
| test_auto_pc_0       |    1 |
+----------------------+------+


