                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Dec 13 09:24:40 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[INCOROPT_USG] Incorrect usage of option
  Incorrect usage of command line option '-Debug_access+all'.
  Correct usage: "-debug, -debug_pp, -debug_all"

The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Dec 13 09:24 2024
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tb.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
$finish called from file "./../rtl/tb_fft.v", line 39.
$finish at simulation time                35018
           V C S   S i m u l a t i o n   R e p o r t 
Time: 35018 ns
CPU Time:      0.170 seconds;       Data structure size:   0.1Mb
Fri Dec 13 09:24:40 2024
CPU time: .206 seconds in simulation
