#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d25760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d258f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d2f610 .functor NOT 1, L_0x1d59320, C4<0>, C4<0>, C4<0>;
L_0x1d59080 .functor XOR 1, L_0x1d58f20, L_0x1d58fe0, C4<0>, C4<0>;
L_0x1d59210 .functor XOR 1, L_0x1d59080, L_0x1d59140, C4<0>, C4<0>;
v0x1d55b20_0 .net *"_ivl_10", 0 0, L_0x1d59140;  1 drivers
v0x1d55c20_0 .net *"_ivl_12", 0 0, L_0x1d59210;  1 drivers
v0x1d55d00_0 .net *"_ivl_2", 0 0, L_0x1d57be0;  1 drivers
v0x1d55dc0_0 .net *"_ivl_4", 0 0, L_0x1d58f20;  1 drivers
v0x1d55ea0_0 .net *"_ivl_6", 0 0, L_0x1d58fe0;  1 drivers
v0x1d55fd0_0 .net *"_ivl_8", 0 0, L_0x1d59080;  1 drivers
v0x1d560b0_0 .net "a", 0 0, v0x1d52f20_0;  1 drivers
v0x1d56150_0 .net "b", 0 0, v0x1d52fc0_0;  1 drivers
v0x1d561f0_0 .net "c", 0 0, v0x1d53060_0;  1 drivers
v0x1d56290_0 .var "clk", 0 0;
v0x1d56330_0 .net "d", 0 0, v0x1d531a0_0;  1 drivers
v0x1d563d0_0 .net "q_dut", 0 0, L_0x1d58dc0;  1 drivers
v0x1d56470_0 .net "q_ref", 0 0, L_0x1d56b10;  1 drivers
v0x1d56510_0 .var/2u "stats1", 159 0;
v0x1d565b0_0 .var/2u "strobe", 0 0;
v0x1d56650_0 .net "tb_match", 0 0, L_0x1d59320;  1 drivers
v0x1d56710_0 .net "tb_mismatch", 0 0, L_0x1d2f610;  1 drivers
v0x1d567d0_0 .net "wavedrom_enable", 0 0, v0x1d53290_0;  1 drivers
v0x1d56870_0 .net "wavedrom_title", 511 0, v0x1d53330_0;  1 drivers
L_0x1d57be0 .concat [ 1 0 0 0], L_0x1d56b10;
L_0x1d58f20 .concat [ 1 0 0 0], L_0x1d56b10;
L_0x1d58fe0 .concat [ 1 0 0 0], L_0x1d58dc0;
L_0x1d59140 .concat [ 1 0 0 0], L_0x1d56b10;
L_0x1d59320 .cmp/eeq 1, L_0x1d57be0, L_0x1d59210;
S_0x1d25a80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1d258f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d11ea0 .functor NOT 1, v0x1d52f20_0, C4<0>, C4<0>, C4<0>;
L_0x1d261e0 .functor XOR 1, L_0x1d11ea0, v0x1d52fc0_0, C4<0>, C4<0>;
L_0x1d2f680 .functor XOR 1, L_0x1d261e0, v0x1d53060_0, C4<0>, C4<0>;
L_0x1d56b10 .functor XOR 1, L_0x1d2f680, v0x1d531a0_0, C4<0>, C4<0>;
v0x1d2f880_0 .net *"_ivl_0", 0 0, L_0x1d11ea0;  1 drivers
v0x1d2f920_0 .net *"_ivl_2", 0 0, L_0x1d261e0;  1 drivers
v0x1d11ff0_0 .net *"_ivl_4", 0 0, L_0x1d2f680;  1 drivers
v0x1d12090_0 .net "a", 0 0, v0x1d52f20_0;  alias, 1 drivers
v0x1d522e0_0 .net "b", 0 0, v0x1d52fc0_0;  alias, 1 drivers
v0x1d523f0_0 .net "c", 0 0, v0x1d53060_0;  alias, 1 drivers
v0x1d524b0_0 .net "d", 0 0, v0x1d531a0_0;  alias, 1 drivers
v0x1d52570_0 .net "q", 0 0, L_0x1d56b10;  alias, 1 drivers
S_0x1d526d0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1d258f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d52f20_0 .var "a", 0 0;
v0x1d52fc0_0 .var "b", 0 0;
v0x1d53060_0 .var "c", 0 0;
v0x1d53100_0 .net "clk", 0 0, v0x1d56290_0;  1 drivers
v0x1d531a0_0 .var "d", 0 0;
v0x1d53290_0 .var "wavedrom_enable", 0 0;
v0x1d53330_0 .var "wavedrom_title", 511 0;
E_0x1d206c0/0 .event negedge, v0x1d53100_0;
E_0x1d206c0/1 .event posedge, v0x1d53100_0;
E_0x1d206c0 .event/or E_0x1d206c0/0, E_0x1d206c0/1;
E_0x1d20910 .event posedge, v0x1d53100_0;
E_0x1d0a9f0 .event negedge, v0x1d53100_0;
S_0x1d52a20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d526d0;
 .timescale -12 -12;
v0x1d52c20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d52d20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d526d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d53490 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1d258f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d56c40 .functor NOT 1, v0x1d52f20_0, C4<0>, C4<0>, C4<0>;
L_0x1d56cb0 .functor NOT 1, v0x1d52fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d56d40 .functor AND 1, L_0x1d56c40, L_0x1d56cb0, C4<1>, C4<1>;
L_0x1d56e00 .functor NOT 1, v0x1d53060_0, C4<0>, C4<0>, C4<0>;
L_0x1d56ea0 .functor AND 1, L_0x1d56d40, L_0x1d56e00, C4<1>, C4<1>;
L_0x1d56fb0 .functor NOT 1, v0x1d531a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d57060 .functor AND 1, L_0x1d56ea0, L_0x1d56fb0, C4<1>, C4<1>;
L_0x1d57170 .functor NOT 1, v0x1d52f20_0, C4<0>, C4<0>, C4<0>;
L_0x1d57230 .functor NOT 1, v0x1d52fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d572a0 .functor AND 1, L_0x1d57170, L_0x1d57230, C4<1>, C4<1>;
L_0x1d57410 .functor AND 1, L_0x1d572a0, v0x1d53060_0, C4<1>, C4<1>;
L_0x1d57480 .functor AND 1, L_0x1d57410, v0x1d531a0_0, C4<1>, C4<1>;
L_0x1d575b0 .functor OR 1, L_0x1d57060, L_0x1d57480, C4<0>, C4<0>;
L_0x1d576c0 .functor NOT 1, v0x1d52f20_0, C4<0>, C4<0>, C4<0>;
L_0x1d57540 .functor AND 1, L_0x1d576c0, v0x1d52fc0_0, C4<1>, C4<1>;
L_0x1d57800 .functor AND 1, L_0x1d57540, v0x1d531a0_0, C4<1>, C4<1>;
L_0x1d57950 .functor OR 1, L_0x1d575b0, L_0x1d57800, C4<0>, C4<0>;
L_0x1d57a60 .functor NOT 1, v0x1d52fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d57c80 .functor AND 1, v0x1d52f20_0, L_0x1d57a60, C4<1>, C4<1>;
L_0x1d57e50 .functor AND 1, L_0x1d57c80, v0x1d531a0_0, C4<1>, C4<1>;
L_0x1d580d0 .functor OR 1, L_0x1d57950, L_0x1d57e50, C4<0>, C4<0>;
L_0x1d581e0 .functor AND 1, v0x1d52f20_0, v0x1d52fc0_0, C4<1>, C4<1>;
L_0x1d58310 .functor NOT 1, v0x1d531a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d58380 .functor AND 1, L_0x1d581e0, L_0x1d58310, C4<1>, C4<1>;
L_0x1d58560 .functor NOT 1, v0x1d53060_0, C4<0>, C4<0>, C4<0>;
L_0x1d585d0 .functor AND 1, L_0x1d58380, L_0x1d58560, C4<1>, C4<1>;
L_0x1d587c0 .functor OR 1, L_0x1d580d0, L_0x1d585d0, C4<0>, C4<0>;
L_0x1d588d0 .functor AND 1, v0x1d52f20_0, v0x1d52fc0_0, C4<1>, C4<1>;
L_0x1d58a30 .functor AND 1, L_0x1d588d0, v0x1d53060_0, C4<1>, C4<1>;
L_0x1d58c00 .functor AND 1, L_0x1d58a30, v0x1d531a0_0, C4<1>, C4<1>;
L_0x1d58dc0 .functor OR 1, L_0x1d587c0, L_0x1d58c00, C4<0>, C4<0>;
v0x1d53780_0 .net *"_ivl_0", 0 0, L_0x1d56c40;  1 drivers
v0x1d53860_0 .net *"_ivl_10", 0 0, L_0x1d56fb0;  1 drivers
v0x1d53940_0 .net *"_ivl_12", 0 0, L_0x1d57060;  1 drivers
v0x1d53a30_0 .net *"_ivl_14", 0 0, L_0x1d57170;  1 drivers
v0x1d53b10_0 .net *"_ivl_16", 0 0, L_0x1d57230;  1 drivers
v0x1d53c40_0 .net *"_ivl_18", 0 0, L_0x1d572a0;  1 drivers
v0x1d53d20_0 .net *"_ivl_2", 0 0, L_0x1d56cb0;  1 drivers
v0x1d53e00_0 .net *"_ivl_20", 0 0, L_0x1d57410;  1 drivers
v0x1d53ee0_0 .net *"_ivl_22", 0 0, L_0x1d57480;  1 drivers
v0x1d53fc0_0 .net *"_ivl_24", 0 0, L_0x1d575b0;  1 drivers
v0x1d540a0_0 .net *"_ivl_26", 0 0, L_0x1d576c0;  1 drivers
v0x1d54180_0 .net *"_ivl_28", 0 0, L_0x1d57540;  1 drivers
v0x1d54260_0 .net *"_ivl_30", 0 0, L_0x1d57800;  1 drivers
v0x1d54340_0 .net *"_ivl_32", 0 0, L_0x1d57950;  1 drivers
v0x1d54420_0 .net *"_ivl_34", 0 0, L_0x1d57a60;  1 drivers
v0x1d54500_0 .net *"_ivl_36", 0 0, L_0x1d57c80;  1 drivers
v0x1d545e0_0 .net *"_ivl_38", 0 0, L_0x1d57e50;  1 drivers
v0x1d546c0_0 .net *"_ivl_4", 0 0, L_0x1d56d40;  1 drivers
v0x1d547a0_0 .net *"_ivl_40", 0 0, L_0x1d580d0;  1 drivers
v0x1d54880_0 .net *"_ivl_42", 0 0, L_0x1d581e0;  1 drivers
v0x1d54960_0 .net *"_ivl_44", 0 0, L_0x1d58310;  1 drivers
v0x1d54a40_0 .net *"_ivl_46", 0 0, L_0x1d58380;  1 drivers
v0x1d54b20_0 .net *"_ivl_48", 0 0, L_0x1d58560;  1 drivers
v0x1d54c00_0 .net *"_ivl_50", 0 0, L_0x1d585d0;  1 drivers
v0x1d54ce0_0 .net *"_ivl_52", 0 0, L_0x1d587c0;  1 drivers
v0x1d54dc0_0 .net *"_ivl_54", 0 0, L_0x1d588d0;  1 drivers
v0x1d54ea0_0 .net *"_ivl_56", 0 0, L_0x1d58a30;  1 drivers
v0x1d54f80_0 .net *"_ivl_58", 0 0, L_0x1d58c00;  1 drivers
v0x1d55060_0 .net *"_ivl_6", 0 0, L_0x1d56e00;  1 drivers
v0x1d55140_0 .net *"_ivl_8", 0 0, L_0x1d56ea0;  1 drivers
v0x1d55220_0 .net "a", 0 0, v0x1d52f20_0;  alias, 1 drivers
v0x1d552c0_0 .net "b", 0 0, v0x1d52fc0_0;  alias, 1 drivers
v0x1d553b0_0 .net "c", 0 0, v0x1d53060_0;  alias, 1 drivers
v0x1d556b0_0 .net "d", 0 0, v0x1d531a0_0;  alias, 1 drivers
v0x1d557a0_0 .net "q", 0 0, L_0x1d58dc0;  alias, 1 drivers
S_0x1d55900 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1d258f0;
 .timescale -12 -12;
E_0x1d20460 .event anyedge, v0x1d565b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d565b0_0;
    %nor/r;
    %assign/vec4 v0x1d565b0_0, 0;
    %wait E_0x1d20460;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d526d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d531a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d53060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d52fc0_0, 0;
    %assign/vec4 v0x1d52f20_0, 0;
    %wait E_0x1d0a9f0;
    %wait E_0x1d20910;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d531a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d53060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d52fc0_0, 0;
    %assign/vec4 v0x1d52f20_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d206c0;
    %load/vec4 v0x1d52f20_0;
    %load/vec4 v0x1d52fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d53060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d531a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d531a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d53060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d52fc0_0, 0;
    %assign/vec4 v0x1d52f20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d52d20;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d206c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d531a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d53060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d52fc0_0, 0;
    %assign/vec4 v0x1d52f20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d258f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d56290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d565b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d258f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d56290_0;
    %inv;
    %store/vec4 v0x1d56290_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d258f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d53100_0, v0x1d56710_0, v0x1d560b0_0, v0x1d56150_0, v0x1d561f0_0, v0x1d56330_0, v0x1d56470_0, v0x1d563d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d258f0;
T_7 ;
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d258f0;
T_8 ;
    %wait E_0x1d206c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d56510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d56510_0, 4, 32;
    %load/vec4 v0x1d56650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d56510_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d56510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d56510_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d56470_0;
    %load/vec4 v0x1d56470_0;
    %load/vec4 v0x1d563d0_0;
    %xor;
    %load/vec4 v0x1d56470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d56510_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d56510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d56510_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response19/top_module.sv";
