// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _AttentionMatmul_HH_
#define _AttentionMatmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "AttentionMatmulArbit.h"
#include "AttentionMatmulQuant.h"
#include "AttentionMatmulReadA.h"
#include "AttentionMatmulReadB.h"
#include "AttentionMatmulCompu.h"
#include "AttentionMatmulWrite.h"
#include "AttentionMatmulSoftm.h"
#include "fifo_w512_d128_A.h"
#include "fifo_w8_d128_A.h"
#include "fifo_w16_d128_A.h"
#include "fifo_w1_d128_A.h"
#include "fifo_w512_d2_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w16_d2_A.h"
#include "fifo_w1_d2_A.h"
#include "fifo_w32_d2_A.h"
#include "start_for_AttentionMatmulQuant_U0.h"
#include "start_for_AttentionMatmulReadA_U0.h"
#include "start_for_AttentionMatmulReadB_U0.h"
#include "start_for_AttentionMatmulCompu_U0.h"
#include "start_for_AttentionMatmulWrite_U0.h"
#include "start_for_AttentionMatmulSoftm_U0.h"

namespace ap_rtl {

struct AttentionMatmul : public sc_module {
    // Port declarations 32
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<512> > in_r_TDATA;
    sc_in< sc_lv<8> > in_r_TID;
    sc_in< sc_lv<8> > in_r_TDEST;
    sc_in< sc_lv<16> > in_r_TUSER;
    sc_in< sc_lv<1> > in_r_TLAST;
    sc_out< sc_lv<512> > out_V_data_V_din;
    sc_in< sc_logic > out_V_data_V_full_n;
    sc_out< sc_logic > out_V_data_V_write;
    sc_out< sc_lv<8> > out_V_id_V_din;
    sc_in< sc_logic > out_V_id_V_full_n;
    sc_out< sc_logic > out_V_id_V_write;
    sc_out< sc_lv<8> > out_V_dest_V_din;
    sc_in< sc_logic > out_V_dest_V_full_n;
    sc_out< sc_logic > out_V_dest_V_write;
    sc_out< sc_lv<16> > out_V_user_V_din;
    sc_in< sc_logic > out_V_user_V_full_n;
    sc_out< sc_logic > out_V_user_V_write;
    sc_out< sc_lv<1> > out_V_last_V_din;
    sc_in< sc_logic > out_V_last_V_full_n;
    sc_out< sc_logic > out_V_last_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > in_r_TVALID;
    sc_out< sc_logic > in_r_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    AttentionMatmul(sc_module_name name);
    SC_HAS_PROCESS(AttentionMatmul);

    ~AttentionMatmul();

    sc_trace_file* mVcdFile;

    AttentionMatmulArbit* AttentionMatmulArbit_U0;
    AttentionMatmulQuant* AttentionMatmulQuant_U0;
    AttentionMatmulReadA* AttentionMatmulReadA_U0;
    AttentionMatmulReadB* AttentionMatmulReadB_U0;
    AttentionMatmulCompu* AttentionMatmulCompu_U0;
    AttentionMatmulWrite* AttentionMatmulWrite_U0;
    AttentionMatmulSoftm* AttentionMatmulSoftm_U0;
    fifo_w512_d128_A* out_arb_0_V_data_V_U;
    fifo_w512_d128_A* out_arb_1_V_data_V_U;
    fifo_w8_d128_A* out_arb_0_V_id_V_U;
    fifo_w8_d128_A* out_arb_1_V_id_V_U;
    fifo_w8_d128_A* out_arb_0_V_dest_V_U;
    fifo_w8_d128_A* out_arb_1_V_dest_V_U;
    fifo_w16_d128_A* out_arb_0_V_user_V_U;
    fifo_w16_d128_A* out_arb_1_V_user_V_U;
    fifo_w1_d128_A* out_arb_0_V_last_V_U;
    fifo_w1_d128_A* out_arb_1_V_last_V_U;
    fifo_w512_d2_A* b1_V_data_V_U;
    fifo_w8_d2_A* b1_V_id_V_U;
    fifo_w8_d2_A* b1_V_dest_V_U;
    fifo_w16_d2_A* b1_V_user_V_U;
    fifo_w1_d2_A* b1_V_last_V_U;
    fifo_w32_d2_A* in_n_r_V_V_U;
    fifo_w32_d2_A* in_compute_n_r_0_V_s_U;
    fifo_w32_d2_A* in_write_n_r_V_V_U;
    fifo_w8_d2_A* in_compute_a_0_0_V_U;
    fifo_w8_d2_A* in_compute_a_0_1_V_U;
    fifo_w8_d2_A* in_compute_a_0_2_V_U;
    fifo_w8_d2_A* in_compute_a_0_3_V_U;
    fifo_w8_d2_A* in_compute_a_0_4_V_U;
    fifo_w8_d2_A* in_compute_a_0_5_V_U;
    fifo_w8_d2_A* in_compute_a_0_6_V_U;
    fifo_w8_d2_A* in_compute_a_0_7_V_U;
    fifo_w8_d2_A* in_compute_a_0_8_V_U;
    fifo_w8_d2_A* in_compute_a_0_9_V_U;
    fifo_w8_d2_A* in_compute_a_0_10_s_U;
    fifo_w8_d2_A* in_compute_a_0_11_s_U;
    fifo_w8_d2_A* in_compute_a_0_12_s_U;
    fifo_w8_d2_A* in_compute_a_0_13_s_U;
    fifo_w8_d2_A* in_compute_a_0_14_s_U;
    fifo_w8_d2_A* in_compute_a_0_15_s_U;
    fifo_w8_d2_A* in_compute_a_0_16_s_U;
    fifo_w8_d2_A* in_compute_a_0_17_s_U;
    fifo_w8_d2_A* in_compute_a_0_18_s_U;
    fifo_w8_d2_A* in_compute_a_0_19_s_U;
    fifo_w8_d2_A* in_compute_a_0_20_s_U;
    fifo_w8_d2_A* in_compute_a_0_21_s_U;
    fifo_w8_d2_A* in_compute_a_0_22_s_U;
    fifo_w8_d2_A* in_compute_a_0_23_s_U;
    fifo_w8_d2_A* in_compute_a_0_24_s_U;
    fifo_w8_d2_A* in_compute_a_0_25_s_U;
    fifo_w8_d2_A* in_compute_a_0_26_s_U;
    fifo_w8_d2_A* in_compute_a_0_27_s_U;
    fifo_w8_d2_A* in_compute_a_0_28_s_U;
    fifo_w8_d2_A* in_compute_a_0_29_s_U;
    fifo_w8_d2_A* in_compute_a_0_30_s_U;
    fifo_w8_d2_A* in_compute_a_0_31_s_U;
    fifo_w8_d2_A* in_compute_a_0_32_s_U;
    fifo_w8_d2_A* in_compute_a_0_33_s_U;
    fifo_w8_d2_A* in_compute_a_0_34_s_U;
    fifo_w8_d2_A* in_compute_a_0_35_s_U;
    fifo_w8_d2_A* in_compute_a_0_36_s_U;
    fifo_w8_d2_A* in_compute_a_0_37_s_U;
    fifo_w8_d2_A* in_compute_a_0_38_s_U;
    fifo_w8_d2_A* in_compute_a_0_39_s_U;
    fifo_w8_d2_A* in_compute_a_0_40_s_U;
    fifo_w8_d2_A* in_compute_a_0_41_s_U;
    fifo_w8_d2_A* in_compute_a_0_42_s_U;
    fifo_w8_d2_A* in_compute_a_0_43_s_U;
    fifo_w8_d2_A* in_compute_a_0_44_s_U;
    fifo_w8_d2_A* in_compute_a_0_45_s_U;
    fifo_w8_d2_A* in_compute_a_0_46_s_U;
    fifo_w8_d2_A* in_compute_a_0_47_s_U;
    fifo_w8_d2_A* in_compute_a_0_48_s_U;
    fifo_w8_d2_A* in_compute_a_0_49_s_U;
    fifo_w8_d2_A* in_compute_a_0_50_s_U;
    fifo_w8_d2_A* in_compute_a_0_51_s_U;
    fifo_w8_d2_A* in_compute_a_0_52_s_U;
    fifo_w8_d2_A* in_compute_a_0_53_s_U;
    fifo_w8_d2_A* in_compute_a_0_54_s_U;
    fifo_w8_d2_A* in_compute_a_0_55_s_U;
    fifo_w8_d2_A* in_compute_a_0_56_s_U;
    fifo_w8_d2_A* in_compute_a_0_57_s_U;
    fifo_w8_d2_A* in_compute_a_0_58_s_U;
    fifo_w8_d2_A* in_compute_a_0_59_s_U;
    fifo_w8_d2_A* in_compute_a_0_60_s_U;
    fifo_w8_d2_A* in_compute_a_0_61_s_U;
    fifo_w8_d2_A* in_compute_a_0_62_s_U;
    fifo_w8_d2_A* in_compute_a_0_63_s_U;
    fifo_w32_d2_A* in_compute_n_c_0_V_s_U;
    fifo_w32_d2_A* in_write_n_c_V_V_U;
    fifo_w8_d2_A* in_compute_b_0_0_0_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_U;
    fifo_w8_d2_A* in_compute_b_0_0_6_U;
    fifo_w8_d2_A* in_compute_b_0_0_7_U;
    fifo_w8_d2_A* in_compute_b_0_0_8_U;
    fifo_w8_d2_A* in_compute_b_0_0_9_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_1_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_2_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_3_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_4_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_5_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_6_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_7_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_8_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_9_U;
    fifo_w8_d2_A* in_compute_b_0_0_1_10_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_1_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_2_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_3_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_4_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_5_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_6_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_7_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_8_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_9_U;
    fifo_w8_d2_A* in_compute_b_0_0_2_10_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_1_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_2_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_3_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_4_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_5_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_6_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_7_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_8_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_9_U;
    fifo_w8_d2_A* in_compute_b_0_0_3_10_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_1_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_2_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_3_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_4_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_5_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_6_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_7_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_8_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_9_U;
    fifo_w8_d2_A* in_compute_b_0_0_4_10_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_1_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_2_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_3_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_4_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_5_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_6_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_7_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_8_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_9_U;
    fifo_w8_d2_A* in_compute_b_0_0_5_10_U;
    fifo_w8_d2_A* in_compute_b_0_0_6_1_U;
    fifo_w8_d2_A* in_compute_b_0_0_6_2_U;
    fifo_w8_d2_A* in_compute_b_0_0_6_3_U;
    fifo_w8_d2_A* in_compute_b_0_0_6_4_U;
    fifo_w8_d2_A* in_compute_b_0_1_0_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_U;
    fifo_w8_d2_A* in_compute_b_0_1_6_U;
    fifo_w8_d2_A* in_compute_b_0_1_7_U;
    fifo_w8_d2_A* in_compute_b_0_1_8_U;
    fifo_w8_d2_A* in_compute_b_0_1_9_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_1_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_2_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_3_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_4_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_5_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_6_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_7_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_8_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_9_U;
    fifo_w8_d2_A* in_compute_b_0_1_1_10_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_1_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_2_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_3_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_4_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_5_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_6_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_7_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_8_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_9_U;
    fifo_w8_d2_A* in_compute_b_0_1_2_10_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_1_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_2_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_3_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_4_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_5_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_6_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_7_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_8_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_9_U;
    fifo_w8_d2_A* in_compute_b_0_1_3_10_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_1_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_2_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_3_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_4_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_5_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_6_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_7_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_8_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_9_U;
    fifo_w8_d2_A* in_compute_b_0_1_4_10_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_1_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_2_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_3_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_4_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_5_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_6_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_7_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_8_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_9_U;
    fifo_w8_d2_A* in_compute_b_0_1_5_10_U;
    fifo_w8_d2_A* in_compute_b_0_1_6_1_U;
    fifo_w8_d2_A* in_compute_b_0_1_6_2_U;
    fifo_w8_d2_A* in_compute_b_0_1_6_3_U;
    fifo_w8_d2_A* in_compute_b_0_1_6_4_U;
    fifo_w32_d2_A* out_compute_0_0_V_s_U;
    fifo_w32_d2_A* out_compute_0_1_V_s_U;
    fifo_w512_d2_A* c1_V_data_V_U;
    fifo_w8_d2_A* c1_V_id_V_U;
    fifo_w8_d2_A* c1_V_dest_V_U;
    fifo_w16_d2_A* c1_V_user_V_U;
    fifo_w1_d2_A* c1_V_last_V_U;
    start_for_AttentionMatmulQuant_U0* start_for_AttentionMatmulQuant_U0_U;
    start_for_AttentionMatmulReadA_U0* start_for_AttentionMatmulReadA_U0_U;
    start_for_AttentionMatmulReadB_U0* start_for_AttentionMatmulReadB_U0_U;
    start_for_AttentionMatmulCompu_U0* start_for_AttentionMatmulCompu_U0_U;
    start_for_AttentionMatmulWrite_U0* start_for_AttentionMatmulWrite_U0_U;
    start_for_AttentionMatmulSoftm_U0* start_for_AttentionMatmulSoftm_U0_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_ap_start;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_start_full_n;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_ap_done;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_ap_continue;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_ap_idle;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_ap_ready;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_start_out;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_start_write;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_in_r_TREADY;
    sc_signal< sc_lv<512> > AttentionMatmulArbit_U0_out_0_V_data_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_0_V_data_V_write;
    sc_signal< sc_lv<512> > AttentionMatmulArbit_U0_out_1_V_data_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_1_V_data_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulArbit_U0_out_0_V_id_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_0_V_id_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulArbit_U0_out_1_V_id_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_1_V_id_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulArbit_U0_out_0_V_dest_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_0_V_dest_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulArbit_U0_out_1_V_dest_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_1_V_dest_V_write;
    sc_signal< sc_lv<16> > AttentionMatmulArbit_U0_out_0_V_user_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_0_V_user_V_write;
    sc_signal< sc_lv<16> > AttentionMatmulArbit_U0_out_1_V_user_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_1_V_user_V_write;
    sc_signal< sc_lv<1> > AttentionMatmulArbit_U0_out_0_V_last_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_0_V_last_V_write;
    sc_signal< sc_lv<1> > AttentionMatmulArbit_U0_out_1_V_last_V_din;
    sc_signal< sc_logic > AttentionMatmulArbit_U0_out_1_V_last_V_write;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_ap_start;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_ap_done;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_ap_continue;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_ap_idle;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_ap_ready;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_start_out;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_start_write;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_in_V_data_V1_read;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_in_V_id_V2_read;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_in_V_dest_V3_read;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_in_V_user_V4_read;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_in_V_last_V5_read;
    sc_signal< sc_lv<512> > AttentionMatmulQuant_U0_out_V_data_V_din;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_out_V_data_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulQuant_U0_out_V_id_V_din;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_out_V_id_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulQuant_U0_out_V_dest_V_din;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_out_V_dest_V_write;
    sc_signal< sc_lv<16> > AttentionMatmulQuant_U0_out_V_user_V_din;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_out_V_user_V_write;
    sc_signal< sc_lv<1> > AttentionMatmulQuant_U0_out_V_last_V_din;
    sc_signal< sc_logic > AttentionMatmulQuant_U0_out_V_last_V_write;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_ap_start;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_start_full_n;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_ap_done;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_ap_continue;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_ap_idle;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_ap_ready;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_start_out;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_start_write;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_in_0_V_data_V_read;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_in_0_V_id_V_read;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_in_0_V_dest_V_read;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_in_0_V_user_V_read;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_in_0_V_last_V_read;
    sc_signal< sc_lv<32> > AttentionMatmulReadA_U0_out_n_r_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_n_r_V_V_write;
    sc_signal< sc_lv<32> > AttentionMatmulReadA_U0_out_compute_n_r_0_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_compute_n_r_0_V_V_write;
    sc_signal< sc_lv<32> > AttentionMatmulReadA_U0_out_write_n_r_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_write_n_r_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_0_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_0_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_1_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_1_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_2_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_2_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_3_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_3_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_4_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_4_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_5_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_5_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_6_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_6_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_7_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_7_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_8_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_8_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_9_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_9_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_10_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_10_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_11_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_11_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_12_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_12_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_13_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_13_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_14_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_14_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_15_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_15_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_16_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_16_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_17_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_17_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_18_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_18_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_19_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_19_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_20_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_20_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_21_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_21_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_22_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_22_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_23_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_23_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_24_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_24_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_25_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_25_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_26_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_26_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_27_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_27_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_28_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_28_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_29_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_29_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_30_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_30_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_31_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_31_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_32_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_32_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_33_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_33_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_34_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_34_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_35_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_35_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_36_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_36_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_37_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_37_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_38_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_38_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_39_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_39_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_40_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_40_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_41_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_41_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_42_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_42_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_43_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_43_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_44_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_44_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_45_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_45_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_46_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_46_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_47_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_47_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_48_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_48_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_49_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_49_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_50_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_50_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_51_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_51_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_52_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_52_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_53_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_53_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_54_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_54_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_55_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_55_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_56_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_56_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_57_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_57_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_58_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_58_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_59_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_59_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_60_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_60_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_61_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_61_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_62_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_62_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadA_U0_out_63_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadA_U0_out_63_V_V_write;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_ap_start;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_ap_done;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_ap_continue;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_ap_idle;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_ap_ready;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_in_V_data_V_read;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_in_V_id_V_read;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_in_V_dest_V_read;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_in_V_user_V_read;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_in_V_last_V_read;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_in_n_r_V_V_read;
    sc_signal< sc_lv<32> > AttentionMatmulReadB_U0_out_compute_n_c_0_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_compute_n_c_0_V_V_write;
    sc_signal< sc_lv<32> > AttentionMatmulReadB_U0_out_write_n_c_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_write_n_c_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_0_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_0_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_1_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_1_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_2_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_2_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_3_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_3_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_4_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_4_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_5_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_5_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_6_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_6_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_7_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_7_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_8_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_8_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_9_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_9_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_10_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_10_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_11_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_11_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_12_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_12_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_13_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_13_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_14_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_14_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_15_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_15_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_16_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_16_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_17_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_17_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_18_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_18_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_19_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_19_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_20_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_20_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_21_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_21_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_22_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_22_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_23_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_23_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_24_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_24_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_25_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_25_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_26_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_26_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_27_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_27_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_28_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_28_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_29_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_29_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_30_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_30_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_31_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_31_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_32_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_32_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_33_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_33_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_34_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_34_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_35_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_35_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_36_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_36_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_37_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_37_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_38_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_38_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_39_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_39_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_40_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_40_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_41_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_41_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_42_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_42_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_43_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_43_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_44_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_44_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_45_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_45_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_46_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_46_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_47_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_47_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_48_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_48_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_49_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_49_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_50_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_50_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_51_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_51_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_52_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_52_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_53_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_53_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_54_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_54_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_55_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_55_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_56_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_56_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_57_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_57_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_58_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_58_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_59_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_59_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_60_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_60_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_61_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_61_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_62_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_62_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_0_63_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_0_63_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_0_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_0_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_1_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_1_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_2_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_2_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_3_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_3_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_4_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_4_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_5_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_5_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_6_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_6_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_7_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_7_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_8_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_8_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_9_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_9_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_10_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_10_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_11_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_11_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_12_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_12_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_13_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_13_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_14_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_14_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_15_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_15_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_16_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_16_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_17_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_17_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_18_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_18_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_19_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_19_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_20_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_20_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_21_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_21_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_22_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_22_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_23_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_23_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_24_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_24_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_25_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_25_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_26_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_26_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_27_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_27_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_28_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_28_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_29_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_29_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_30_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_30_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_31_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_31_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_32_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_32_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_33_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_33_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_34_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_34_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_35_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_35_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_36_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_36_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_37_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_37_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_38_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_38_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_39_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_39_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_40_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_40_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_41_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_41_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_42_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_42_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_43_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_43_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_44_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_44_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_45_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_45_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_46_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_46_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_47_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_47_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_48_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_48_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_49_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_49_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_50_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_50_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_51_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_51_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_52_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_52_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_53_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_53_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_54_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_54_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_55_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_55_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_56_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_56_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_57_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_57_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_58_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_58_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_59_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_59_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_60_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_60_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_61_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_61_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_62_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_62_V_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulReadB_U0_out_1_63_V_V_din;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_out_1_63_V_V_write;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_ap_start;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_ap_done;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_ap_continue;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_ap_idle;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_ap_ready;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_n_r_V_V_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_n_c_V_V_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V1_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V2_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V3_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V4_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V5_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V6_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V7_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V8_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V9_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V10_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V11_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V12_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V13_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V14_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V15_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V16_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V17_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V18_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V19_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V20_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V21_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V22_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V23_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V24_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V25_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V26_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V27_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V28_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V29_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V30_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V31_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V32_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V33_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V34_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V35_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V36_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V37_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V38_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V39_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V40_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V41_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V42_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V43_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V44_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V45_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V46_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V47_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V48_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V49_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V50_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V51_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V52_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V53_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V54_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V55_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V56_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V57_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V58_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V59_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V60_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V61_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V62_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_1_V_V63_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V1_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V2_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V3_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V4_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V5_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V7_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V8_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V9_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V10_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V11_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V12_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V13_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V14_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V15_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V16_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V17_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V18_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V19_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V20_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V21_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V22_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V23_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V24_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V25_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V26_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V27_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V28_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V29_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V30_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V31_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V32_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V33_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V34_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V35_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V36_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V37_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V38_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V39_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V40_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V41_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V42_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V43_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V44_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V45_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V46_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V47_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V48_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V49_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V50_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V51_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V52_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V53_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V54_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V55_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V56_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V57_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V58_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V59_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V60_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V61_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V62_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V63_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6464_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6465_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6466_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6467_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6468_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6469_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6470_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6471_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6472_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6473_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6474_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6475_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6476_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6477_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6478_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6479_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6480_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6481_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6482_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6483_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6484_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6485_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6486_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6487_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6488_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6489_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6490_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6491_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6492_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6493_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6494_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6495_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6496_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6497_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6498_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V6499_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64100_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64101_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64102_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64103_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64104_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64105_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64106_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64107_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64108_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64109_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64110_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64111_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64112_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64113_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64114_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64115_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64116_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64117_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64118_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64119_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64120_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64121_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64122_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64123_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64124_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64125_read;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_in_buffer_2_V_V64126_read;
    sc_signal< sc_lv<32> > AttentionMatmulCompu_U0_out_V_V_din;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_out_V_V_write;
    sc_signal< sc_lv<32> > AttentionMatmulCompu_U0_out_V_V65_din;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_out_V_V65_write;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_ap_start;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_ap_done;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_ap_continue;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_ap_idle;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_ap_ready;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_start_out;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_start_write;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_in_n_r_V_V_read;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_in_n_c_V_V_read;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_in_0_V_V_read;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_in_1_V_V_read;
    sc_signal< sc_lv<512> > AttentionMatmulWrite_U0_out_V_data_V_din;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_out_V_data_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulWrite_U0_out_V_id_V_din;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_out_V_id_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulWrite_U0_out_V_dest_V_din;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_out_V_dest_V_write;
    sc_signal< sc_lv<16> > AttentionMatmulWrite_U0_out_V_user_V_din;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_out_V_user_V_write;
    sc_signal< sc_lv<1> > AttentionMatmulWrite_U0_out_V_last_V_din;
    sc_signal< sc_logic > AttentionMatmulWrite_U0_out_V_last_V_write;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_ap_start;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_ap_done;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_ap_continue;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_ap_idle;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_ap_ready;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_in_V_data_V_read;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_in_V_id_V_read;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_in_V_dest_V_read;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_in_V_user_V_read;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_in_V_last_V_read;
    sc_signal< sc_lv<512> > AttentionMatmulSoftm_U0_out_V_data_V_din;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_out_V_data_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulSoftm_U0_out_V_id_V_din;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_out_V_id_V_write;
    sc_signal< sc_lv<8> > AttentionMatmulSoftm_U0_out_V_dest_V_din;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_out_V_dest_V_write;
    sc_signal< sc_lv<16> > AttentionMatmulSoftm_U0_out_V_user_V_din;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_out_V_user_V_write;
    sc_signal< sc_lv<1> > AttentionMatmulSoftm_U0_out_V_last_V_din;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_out_V_last_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > out_arb_0_V_data_V_full_n;
    sc_signal< sc_lv<512> > out_arb_0_V_data_V_dout;
    sc_signal< sc_logic > out_arb_0_V_data_V_empty_n;
    sc_signal< sc_logic > out_arb_1_V_data_V_full_n;
    sc_signal< sc_lv<512> > out_arb_1_V_data_V_dout;
    sc_signal< sc_logic > out_arb_1_V_data_V_empty_n;
    sc_signal< sc_logic > out_arb_0_V_id_V_full_n;
    sc_signal< sc_lv<8> > out_arb_0_V_id_V_dout;
    sc_signal< sc_logic > out_arb_0_V_id_V_empty_n;
    sc_signal< sc_logic > out_arb_1_V_id_V_full_n;
    sc_signal< sc_lv<8> > out_arb_1_V_id_V_dout;
    sc_signal< sc_logic > out_arb_1_V_id_V_empty_n;
    sc_signal< sc_logic > out_arb_0_V_dest_V_full_n;
    sc_signal< sc_lv<8> > out_arb_0_V_dest_V_dout;
    sc_signal< sc_logic > out_arb_0_V_dest_V_empty_n;
    sc_signal< sc_logic > out_arb_1_V_dest_V_full_n;
    sc_signal< sc_lv<8> > out_arb_1_V_dest_V_dout;
    sc_signal< sc_logic > out_arb_1_V_dest_V_empty_n;
    sc_signal< sc_logic > out_arb_0_V_user_V_full_n;
    sc_signal< sc_lv<16> > out_arb_0_V_user_V_dout;
    sc_signal< sc_logic > out_arb_0_V_user_V_empty_n;
    sc_signal< sc_logic > out_arb_1_V_user_V_full_n;
    sc_signal< sc_lv<16> > out_arb_1_V_user_V_dout;
    sc_signal< sc_logic > out_arb_1_V_user_V_empty_n;
    sc_signal< sc_logic > out_arb_0_V_last_V_full_n;
    sc_signal< sc_lv<1> > out_arb_0_V_last_V_dout;
    sc_signal< sc_logic > out_arb_0_V_last_V_empty_n;
    sc_signal< sc_logic > out_arb_1_V_last_V_full_n;
    sc_signal< sc_lv<1> > out_arb_1_V_last_V_dout;
    sc_signal< sc_logic > out_arb_1_V_last_V_empty_n;
    sc_signal< sc_logic > b1_V_data_V_full_n;
    sc_signal< sc_lv<512> > b1_V_data_V_dout;
    sc_signal< sc_logic > b1_V_data_V_empty_n;
    sc_signal< sc_logic > b1_V_id_V_full_n;
    sc_signal< sc_lv<8> > b1_V_id_V_dout;
    sc_signal< sc_logic > b1_V_id_V_empty_n;
    sc_signal< sc_logic > b1_V_dest_V_full_n;
    sc_signal< sc_lv<8> > b1_V_dest_V_dout;
    sc_signal< sc_logic > b1_V_dest_V_empty_n;
    sc_signal< sc_logic > b1_V_user_V_full_n;
    sc_signal< sc_lv<16> > b1_V_user_V_dout;
    sc_signal< sc_logic > b1_V_user_V_empty_n;
    sc_signal< sc_logic > b1_V_last_V_full_n;
    sc_signal< sc_lv<1> > b1_V_last_V_dout;
    sc_signal< sc_logic > b1_V_last_V_empty_n;
    sc_signal< sc_logic > in_n_r_V_V_full_n;
    sc_signal< sc_lv<32> > in_n_r_V_V_dout;
    sc_signal< sc_logic > in_n_r_V_V_empty_n;
    sc_signal< sc_logic > in_compute_n_r_0_V_s_full_n;
    sc_signal< sc_lv<32> > in_compute_n_r_0_V_s_dout;
    sc_signal< sc_logic > in_compute_n_r_0_V_s_empty_n;
    sc_signal< sc_logic > in_write_n_r_V_V_full_n;
    sc_signal< sc_lv<32> > in_write_n_r_V_V_dout;
    sc_signal< sc_logic > in_write_n_r_V_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_0_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_0_V_dout;
    sc_signal< sc_logic > in_compute_a_0_0_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_1_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_1_V_dout;
    sc_signal< sc_logic > in_compute_a_0_1_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_2_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_2_V_dout;
    sc_signal< sc_logic > in_compute_a_0_2_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_3_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_3_V_dout;
    sc_signal< sc_logic > in_compute_a_0_3_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_4_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_4_V_dout;
    sc_signal< sc_logic > in_compute_a_0_4_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_5_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_5_V_dout;
    sc_signal< sc_logic > in_compute_a_0_5_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_6_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_6_V_dout;
    sc_signal< sc_logic > in_compute_a_0_6_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_7_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_7_V_dout;
    sc_signal< sc_logic > in_compute_a_0_7_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_8_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_8_V_dout;
    sc_signal< sc_logic > in_compute_a_0_8_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_9_V_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_9_V_dout;
    sc_signal< sc_logic > in_compute_a_0_9_V_empty_n;
    sc_signal< sc_logic > in_compute_a_0_10_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_10_s_dout;
    sc_signal< sc_logic > in_compute_a_0_10_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_11_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_11_s_dout;
    sc_signal< sc_logic > in_compute_a_0_11_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_12_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_12_s_dout;
    sc_signal< sc_logic > in_compute_a_0_12_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_13_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_13_s_dout;
    sc_signal< sc_logic > in_compute_a_0_13_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_14_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_14_s_dout;
    sc_signal< sc_logic > in_compute_a_0_14_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_15_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_15_s_dout;
    sc_signal< sc_logic > in_compute_a_0_15_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_16_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_16_s_dout;
    sc_signal< sc_logic > in_compute_a_0_16_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_17_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_17_s_dout;
    sc_signal< sc_logic > in_compute_a_0_17_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_18_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_18_s_dout;
    sc_signal< sc_logic > in_compute_a_0_18_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_19_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_19_s_dout;
    sc_signal< sc_logic > in_compute_a_0_19_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_20_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_20_s_dout;
    sc_signal< sc_logic > in_compute_a_0_20_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_21_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_21_s_dout;
    sc_signal< sc_logic > in_compute_a_0_21_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_22_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_22_s_dout;
    sc_signal< sc_logic > in_compute_a_0_22_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_23_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_23_s_dout;
    sc_signal< sc_logic > in_compute_a_0_23_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_24_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_24_s_dout;
    sc_signal< sc_logic > in_compute_a_0_24_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_25_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_25_s_dout;
    sc_signal< sc_logic > in_compute_a_0_25_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_26_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_26_s_dout;
    sc_signal< sc_logic > in_compute_a_0_26_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_27_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_27_s_dout;
    sc_signal< sc_logic > in_compute_a_0_27_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_28_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_28_s_dout;
    sc_signal< sc_logic > in_compute_a_0_28_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_29_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_29_s_dout;
    sc_signal< sc_logic > in_compute_a_0_29_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_30_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_30_s_dout;
    sc_signal< sc_logic > in_compute_a_0_30_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_31_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_31_s_dout;
    sc_signal< sc_logic > in_compute_a_0_31_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_32_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_32_s_dout;
    sc_signal< sc_logic > in_compute_a_0_32_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_33_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_33_s_dout;
    sc_signal< sc_logic > in_compute_a_0_33_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_34_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_34_s_dout;
    sc_signal< sc_logic > in_compute_a_0_34_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_35_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_35_s_dout;
    sc_signal< sc_logic > in_compute_a_0_35_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_36_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_36_s_dout;
    sc_signal< sc_logic > in_compute_a_0_36_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_37_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_37_s_dout;
    sc_signal< sc_logic > in_compute_a_0_37_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_38_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_38_s_dout;
    sc_signal< sc_logic > in_compute_a_0_38_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_39_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_39_s_dout;
    sc_signal< sc_logic > in_compute_a_0_39_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_40_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_40_s_dout;
    sc_signal< sc_logic > in_compute_a_0_40_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_41_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_41_s_dout;
    sc_signal< sc_logic > in_compute_a_0_41_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_42_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_42_s_dout;
    sc_signal< sc_logic > in_compute_a_0_42_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_43_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_43_s_dout;
    sc_signal< sc_logic > in_compute_a_0_43_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_44_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_44_s_dout;
    sc_signal< sc_logic > in_compute_a_0_44_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_45_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_45_s_dout;
    sc_signal< sc_logic > in_compute_a_0_45_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_46_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_46_s_dout;
    sc_signal< sc_logic > in_compute_a_0_46_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_47_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_47_s_dout;
    sc_signal< sc_logic > in_compute_a_0_47_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_48_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_48_s_dout;
    sc_signal< sc_logic > in_compute_a_0_48_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_49_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_49_s_dout;
    sc_signal< sc_logic > in_compute_a_0_49_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_50_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_50_s_dout;
    sc_signal< sc_logic > in_compute_a_0_50_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_51_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_51_s_dout;
    sc_signal< sc_logic > in_compute_a_0_51_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_52_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_52_s_dout;
    sc_signal< sc_logic > in_compute_a_0_52_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_53_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_53_s_dout;
    sc_signal< sc_logic > in_compute_a_0_53_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_54_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_54_s_dout;
    sc_signal< sc_logic > in_compute_a_0_54_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_55_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_55_s_dout;
    sc_signal< sc_logic > in_compute_a_0_55_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_56_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_56_s_dout;
    sc_signal< sc_logic > in_compute_a_0_56_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_57_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_57_s_dout;
    sc_signal< sc_logic > in_compute_a_0_57_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_58_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_58_s_dout;
    sc_signal< sc_logic > in_compute_a_0_58_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_59_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_59_s_dout;
    sc_signal< sc_logic > in_compute_a_0_59_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_60_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_60_s_dout;
    sc_signal< sc_logic > in_compute_a_0_60_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_61_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_61_s_dout;
    sc_signal< sc_logic > in_compute_a_0_61_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_62_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_62_s_dout;
    sc_signal< sc_logic > in_compute_a_0_62_s_empty_n;
    sc_signal< sc_logic > in_compute_a_0_63_s_full_n;
    sc_signal< sc_lv<8> > in_compute_a_0_63_s_dout;
    sc_signal< sc_logic > in_compute_a_0_63_s_empty_n;
    sc_signal< sc_logic > in_compute_n_c_0_V_s_full_n;
    sc_signal< sc_lv<32> > in_compute_n_c_0_V_s_dout;
    sc_signal< sc_logic > in_compute_n_c_0_V_s_empty_n;
    sc_signal< sc_logic > in_write_n_c_V_V_full_n;
    sc_signal< sc_lv<32> > in_write_n_c_V_V_dout;
    sc_signal< sc_logic > in_write_n_c_V_V_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_0_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_0_dout;
    sc_signal< sc_logic > in_compute_b_0_0_0_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_6_dout;
    sc_signal< sc_logic > in_compute_b_0_0_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_7_dout;
    sc_signal< sc_logic > in_compute_b_0_0_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_8_dout;
    sc_signal< sc_logic > in_compute_b_0_0_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_9_dout;
    sc_signal< sc_logic > in_compute_b_0_0_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_1_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_2_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_3_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_4_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_5_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_6_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_7_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_8_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_9_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_1_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_1_10_dout;
    sc_signal< sc_logic > in_compute_b_0_0_1_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_1_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_2_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_3_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_4_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_5_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_6_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_7_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_8_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_9_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_2_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_2_10_dout;
    sc_signal< sc_logic > in_compute_b_0_0_2_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_1_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_2_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_3_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_4_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_5_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_6_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_7_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_8_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_9_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_3_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_3_10_dout;
    sc_signal< sc_logic > in_compute_b_0_0_3_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_1_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_2_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_3_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_4_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_5_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_6_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_7_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_8_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_9_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_4_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_4_10_dout;
    sc_signal< sc_logic > in_compute_b_0_0_4_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_1_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_2_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_3_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_4_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_5_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_6_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_7_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_8_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_9_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_5_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_5_10_dout;
    sc_signal< sc_logic > in_compute_b_0_0_5_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_6_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_6_1_dout;
    sc_signal< sc_logic > in_compute_b_0_0_6_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_6_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_6_2_dout;
    sc_signal< sc_logic > in_compute_b_0_0_6_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_6_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_6_3_dout;
    sc_signal< sc_logic > in_compute_b_0_0_6_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_0_6_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_0_6_4_dout;
    sc_signal< sc_logic > in_compute_b_0_0_6_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_0_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_0_dout;
    sc_signal< sc_logic > in_compute_b_0_1_0_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_6_dout;
    sc_signal< sc_logic > in_compute_b_0_1_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_7_dout;
    sc_signal< sc_logic > in_compute_b_0_1_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_8_dout;
    sc_signal< sc_logic > in_compute_b_0_1_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_9_dout;
    sc_signal< sc_logic > in_compute_b_0_1_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_1_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_2_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_3_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_4_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_5_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_6_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_7_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_8_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_9_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_1_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_1_10_dout;
    sc_signal< sc_logic > in_compute_b_0_1_1_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_1_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_2_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_3_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_4_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_5_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_6_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_7_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_8_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_9_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_2_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_2_10_dout;
    sc_signal< sc_logic > in_compute_b_0_1_2_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_1_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_2_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_3_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_4_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_5_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_6_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_7_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_8_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_9_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_3_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_3_10_dout;
    sc_signal< sc_logic > in_compute_b_0_1_3_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_1_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_2_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_3_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_4_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_5_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_6_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_7_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_8_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_9_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_4_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_4_10_dout;
    sc_signal< sc_logic > in_compute_b_0_1_4_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_1_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_2_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_3_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_4_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_4_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_5_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_5_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_5_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_6_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_6_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_6_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_7_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_7_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_7_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_8_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_8_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_8_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_9_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_9_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_9_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_5_10_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_5_10_dout;
    sc_signal< sc_logic > in_compute_b_0_1_5_10_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_6_1_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_6_1_dout;
    sc_signal< sc_logic > in_compute_b_0_1_6_1_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_6_2_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_6_2_dout;
    sc_signal< sc_logic > in_compute_b_0_1_6_2_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_6_3_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_6_3_dout;
    sc_signal< sc_logic > in_compute_b_0_1_6_3_empty_n;
    sc_signal< sc_logic > in_compute_b_0_1_6_4_full_n;
    sc_signal< sc_lv<8> > in_compute_b_0_1_6_4_dout;
    sc_signal< sc_logic > in_compute_b_0_1_6_4_empty_n;
    sc_signal< sc_logic > out_compute_0_0_V_s_full_n;
    sc_signal< sc_lv<32> > out_compute_0_0_V_s_dout;
    sc_signal< sc_logic > out_compute_0_0_V_s_empty_n;
    sc_signal< sc_logic > out_compute_0_1_V_s_full_n;
    sc_signal< sc_lv<32> > out_compute_0_1_V_s_dout;
    sc_signal< sc_logic > out_compute_0_1_V_s_empty_n;
    sc_signal< sc_logic > c1_V_data_V_full_n;
    sc_signal< sc_lv<512> > c1_V_data_V_dout;
    sc_signal< sc_logic > c1_V_data_V_empty_n;
    sc_signal< sc_logic > c1_V_id_V_full_n;
    sc_signal< sc_lv<8> > c1_V_id_V_dout;
    sc_signal< sc_logic > c1_V_id_V_empty_n;
    sc_signal< sc_logic > c1_V_dest_V_full_n;
    sc_signal< sc_lv<8> > c1_V_dest_V_dout;
    sc_signal< sc_logic > c1_V_dest_V_empty_n;
    sc_signal< sc_logic > c1_V_user_V_full_n;
    sc_signal< sc_lv<16> > c1_V_user_V_dout;
    sc_signal< sc_logic > c1_V_user_V_empty_n;
    sc_signal< sc_logic > c1_V_last_V_full_n;
    sc_signal< sc_lv<1> > c1_V_last_V_dout;
    sc_signal< sc_logic > c1_V_last_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulQuant_U0_din;
    sc_signal< sc_logic > start_for_AttentionMatmulQuant_U0_full_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulQuant_U0_dout;
    sc_signal< sc_logic > start_for_AttentionMatmulQuant_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulReadA_U0_din;
    sc_signal< sc_logic > start_for_AttentionMatmulReadA_U0_full_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulReadA_U0_dout;
    sc_signal< sc_logic > start_for_AttentionMatmulReadA_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulReadB_U0_din;
    sc_signal< sc_logic > start_for_AttentionMatmulReadB_U0_full_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulReadB_U0_dout;
    sc_signal< sc_logic > start_for_AttentionMatmulReadB_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulCompu_U0_din;
    sc_signal< sc_logic > start_for_AttentionMatmulCompu_U0_full_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulCompu_U0_dout;
    sc_signal< sc_logic > start_for_AttentionMatmulCompu_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulWrite_U0_din;
    sc_signal< sc_logic > start_for_AttentionMatmulWrite_U0_full_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulWrite_U0_dout;
    sc_signal< sc_logic > start_for_AttentionMatmulWrite_U0_empty_n;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_start_full_n;
    sc_signal< sc_logic > AttentionMatmulReadB_U0_start_write;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_start_full_n;
    sc_signal< sc_logic > AttentionMatmulCompu_U0_start_write;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulSoftm_U0_din;
    sc_signal< sc_logic > start_for_AttentionMatmulSoftm_U0_full_n;
    sc_signal< sc_lv<1> > start_for_AttentionMatmulSoftm_U0_dout;
    sc_signal< sc_logic > start_for_AttentionMatmulSoftm_U0_empty_n;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_start_full_n;
    sc_signal< sc_logic > AttentionMatmulSoftm_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<1> ap_const_lv1_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_AttentionMatmulArbit_U0_ap_continue();
    void thread_AttentionMatmulArbit_U0_ap_start();
    void thread_AttentionMatmulArbit_U0_start_full_n();
    void thread_AttentionMatmulCompu_U0_ap_continue();
    void thread_AttentionMatmulCompu_U0_ap_start();
    void thread_AttentionMatmulCompu_U0_start_full_n();
    void thread_AttentionMatmulCompu_U0_start_write();
    void thread_AttentionMatmulQuant_U0_ap_continue();
    void thread_AttentionMatmulQuant_U0_ap_start();
    void thread_AttentionMatmulReadA_U0_ap_continue();
    void thread_AttentionMatmulReadA_U0_ap_start();
    void thread_AttentionMatmulReadA_U0_start_full_n();
    void thread_AttentionMatmulReadB_U0_ap_continue();
    void thread_AttentionMatmulReadB_U0_ap_start();
    void thread_AttentionMatmulReadB_U0_start_full_n();
    void thread_AttentionMatmulReadB_U0_start_write();
    void thread_AttentionMatmulSoftm_U0_ap_continue();
    void thread_AttentionMatmulSoftm_U0_ap_start();
    void thread_AttentionMatmulSoftm_U0_start_full_n();
    void thread_AttentionMatmulSoftm_U0_start_write();
    void thread_AttentionMatmulWrite_U0_ap_continue();
    void thread_AttentionMatmulWrite_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_in_r_TREADY();
    void thread_internal_ap_ready();
    void thread_out_V_data_V_din();
    void thread_out_V_data_V_write();
    void thread_out_V_dest_V_din();
    void thread_out_V_dest_V_write();
    void thread_out_V_id_V_din();
    void thread_out_V_id_V_write();
    void thread_out_V_last_V_din();
    void thread_out_V_last_V_write();
    void thread_out_V_user_V_din();
    void thread_out_V_user_V_write();
    void thread_real_start();
    void thread_start_for_AttentionMatmulCompu_U0_din();
    void thread_start_for_AttentionMatmulQuant_U0_din();
    void thread_start_for_AttentionMatmulReadA_U0_din();
    void thread_start_for_AttentionMatmulReadB_U0_din();
    void thread_start_for_AttentionMatmulSoftm_U0_din();
    void thread_start_for_AttentionMatmulWrite_U0_din();
    void thread_start_out();
    void thread_start_write();
};

}

using namespace ap_rtl;

#endif
