$date
	Sun Dec 29 23:30:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_auto_sel_tb $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clock $end
$var reg 16 # input_1 [15:0] $end
$var reg 16 $ input_2 [15:0] $end
$var reg 16 % input_3 [15:0] $end
$var reg 16 & input_4 [15:0] $end
$var reg 1 ' reset $end
$scope module mux_0 $end
$var wire 1 " clock $end
$var wire 16 ( input_1 [15:0] $end
$var wire 16 ) input_2 [15:0] $end
$var wire 16 * input_3 [15:0] $end
$var wire 16 + input_4 [15:0] $end
$var wire 1 ' reset $end
$var reg 16 , out [15:0] $end
$var reg 2 - select [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b0 ,
bx +
bx *
bx )
bx (
1'
bx &
bx %
bx $
bx #
0"
b0 !
$end
#1
0'
b0 &
b0 +
b100000000 %
b100000000 *
b1000000000 $
b1000000000 )
b1100000000 #
b1100000000 (
#5
b1 -
b1100000000 !
b1100000000 ,
1"
#10
0"
#15
b10 -
b1000000000 !
b1000000000 ,
1"
#20
0"
#25
b11 -
b100000000 !
b100000000 ,
1"
#30
0"
#35
b0 -
b0 !
b0 ,
1"
#40
0"
#45
b1 -
b1100000000 !
b1100000000 ,
1"
#50
0"
#51
b0 -
b0 !
b0 ,
1'
#61
