	.file	"quicksort.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
.global	swap
	.type	swap, @function
swap:
/* prologue: function */
/* frame size = 0 */
/* stack size = 0 */
.L__stack_usage = 0
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	movw r30,r22
	ld r20,Z
	ldd r21,Z+1
	movw r30,r24
	std Z+1,r21
	st Z,r20
	movw r30,r22
	std Z+1,r19
	st Z,r18
/* epilogue start */
	ret
	.size	swap, .-swap
.global	partition
	.type	partition, @function
partition:
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
/* prologue: function */
/* frame size = 0 */
/* stack size = 8 */
.L__stack_usage = 8
	movw r16,r24
	movw r28,r20
	lsl r28
	rol r29
	add r28,r24
	adc r29,r25
	ld r14,Y
	ldd r15,Y+1
	movw r12,r22
	ldi r24,1
	sub r12,r24
	sbc r13,__zero_reg__
	cp r22,r20
	cpc r23,r21
	brge .L7
	movw r30,r22
	lsl r30
	rol r31
	add r30,r16
	adc r31,r17
.L6:
	ld r18,Z+
	ld r19,Z+
	movw r24,r22
	cp r18,r14
	cpc r19,r15
	brge .L5
	movw r26,r22
	lsl r26
	rol r27
	add r26,r16
	adc r27,r17
	ld r24,X+
	ld r25,X
	sbiw r26,1
	st X+,r18
	st X,r19
	movw r26,r30
	sbiw r26,2
	st X+,r24
	st X,r25
	movw r24,r12
	adiw r24,2
	movw r12,r22
	subi r22,-1
	sbci r23,-1
.L5:
	cp r28,r30
	cpc r29,r31
	brne .L6
	ld r14,Y
	ldd r15,Y+1
.L4:
	lsl r22
	rol r23
	movw r30,r16
	add r30,r22
	adc r31,r23
	ld r18,Z
	ldd r19,Z+1
	std Z+1,r15
	st Z,r14
	std Y+1,r19
	st Y,r18
/* epilogue start */
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	ret
.L7:
	movw r24,r22
	rjmp .L4
	.size	partition, .-partition
.global	quicksort
	.type	quicksort, @function
quicksort:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,28
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 28 */
/* stack size = 46 */
.L__stack_usage = 46
	movw r2,r24
	movw r6,r22
	std Y+18,r21
	std Y+17,r20
	cp r22,r20
	cpc r23,r21
	brlt .+2
	rjmp .L9
	movw r24,r20
	lsl r24
	rol r25
	movw r18,r2
	add r18,r24
	adc r19,r25
	std Y+20,r19
	std Y+19,r18
.L45:
	ldd r26,Y+19
	ldd r27,Y+20
	ld r20,X+
	ld r21,X
	movw r30,r6
	sbiw r30,1
	std Y+2,r31
	std Y+1,r30
	std Y+16,r31
	std Y+15,r30
	movw r4,r6
	lsl r4
	rol r5
	movw r26,r2
	add r26,r4
	adc r27,r5
	movw r24,r6
	movw r18,r30
.L12:
	ld r22,X+
	ld r23,X+
	cp r22,r20
	cpc r23,r21
	brge .L11
	subi r18,-1
	sbci r19,-1
	movw r30,r18
	lsl r30
	rol r31
	add r30,r2
	adc r31,r3
	ld r16,Z
	ldd r17,Z+1
	std Z+1,r23
	st Z,r22
	movw r30,r26
	sbiw r30,2
	std Z+1,r17
	st Z,r16
.L11:
	adiw r24,1
	ldd r22,Y+17
	ldd r23,Y+18
	cp r24,r22
	cpc r25,r23
	brlt .L12
	std Y+16,r19
	std Y+15,r18
	movw r24,r18
	adiw r24,1
	lsl r24
	rol r25
	movw r30,r2
	add r30,r24
	adc r31,r25
	ld r18,Z
	ldd r19,Z+1
	ldd r26,Y+19
	ldd r27,Y+20
	ld r20,X+
	ld r21,X
	sbiw r26,1
	std Z+1,r21
	st Z,r20
	st X+,r18
	st X,r19
	ldd r30,Y+15
	ldd r31,Y+16
	cp r6,r30
	cpc r7,r31
	brlt .+2
	rjmp .L13
	sbiw r24,2
	movw r18,r2
	add r18,r24
	adc r19,r25
	std Y+22,r19
	std Y+21,r18
	movw r26,r18
	ldd r30,Y+1
	ldd r31,Y+2
.L44:
	ld r20,X+
	ld r21,X
	std Y+12,r31
	std Y+11,r30
	movw r26,r2
	add r26,r4
	adc r27,r5
	movw r24,r6
	movw r18,r30
.L15:
	ld r22,X+
	ld r23,X+
	cp r22,r20
	cpc r23,r21
	brge .L14
	subi r18,-1
	sbci r19,-1
	movw r30,r18
	lsl r30
	rol r31
	add r30,r2
	adc r31,r3
	ld r16,Z
	ldd r17,Z+1
	std Z+1,r23
	st Z,r22
	movw r30,r26
	sbiw r30,2
	std Z+1,r17
	st Z,r16
.L14:
	adiw r24,1
	ldd r22,Y+15
	ldd r23,Y+16
	cp r24,r22
	cpc r25,r23
	brlt .L15
	std Y+12,r19
	std Y+11,r18
	movw r24,r18
	adiw r24,1
	lsl r24
	rol r25
	movw r30,r2
	add r30,r24
	adc r31,r25
	ld r18,Z
	ldd r19,Z+1
	ldd r26,Y+21
	ldd r27,Y+22
	ld r20,X+
	ld r21,X
	sbiw r26,1
	std Z+1,r21
	st Z,r20
	st X+,r18
	st X,r19
	ldd r30,Y+11
	ldd r31,Y+12
	cp r6,r30
	cpc r7,r31
	brlt .+2
	rjmp .L16
	sbiw r24,2
	movw r18,r2
	add r18,r24
	adc r19,r25
	std Y+24,r19
	std Y+23,r18
	movw r26,r18
	ldd r30,Y+1
	ldd r31,Y+2
	ldd r22,Y+11
	ldd r23,Y+12
.L43:
	ld r20,X+
	ld r21,X
	std Y+14,r31
	std Y+13,r30
	movw r30,r2
	add r30,r4
	adc r31,r5
	movw r24,r6
	ldd r16,Y+13
	ldd r17,Y+14
.L18:
	ld r18,Z+
	ld r19,Z+
	cp r18,r20
	cpc r19,r21
	brge .L17
	subi r16,-1
	sbci r17,-1
	movw r26,r16
	lsl r26
	rol r27
	add r26,r2
	adc r27,r3
	ld r14,X+
	ld r15,X
	sbiw r26,1
	st X+,r18
	st X,r19
	movw r26,r30
	sbiw r26,2
	st X+,r14
	st X,r15
.L17:
	adiw r24,1
	cp r24,r22
	cpc r25,r23
	brlt .L18
	std Y+14,r17
	std Y+13,r16
	movw r24,r16
	adiw r24,1
	lsl r24
	rol r25
	movw r30,r2
	add r30,r24
	adc r31,r25
	ld r18,Z
	ldd r19,Z+1
	ldd r26,Y+23
	ldd r27,Y+24
	ld r20,X+
	ld r21,X
	sbiw r26,1
	std Z+1,r21
	st Z,r20
	st X+,r18
	st X,r19
	cp r6,r16
	cpc r7,r17
	brlt .+2
	rjmp .L19
	sbiw r24,2
	movw r18,r2
	add r18,r24
	adc r19,r25
	std Y+26,r19
	std Y+25,r18
	movw r26,r18
	ldd r30,Y+1
	ldd r31,Y+2
.L42:
	ld r20,X+
	ld r21,X
	std Y+8,r31
	std Y+7,r30
	movw r30,r2
	add r30,r4
	adc r31,r5
	movw r24,r6
	ldd r22,Y+7
	ldd r23,Y+8
.L21:
	ld r18,Z+
	ld r19,Z+
	cp r18,r20
	cpc r19,r21
	brge .L20
	subi r22,-1
	sbci r23,-1
	movw r26,r22
	lsl r26
	rol r27
	add r26,r2
	adc r27,r3
	ld r14,X+
	ld r15,X
	sbiw r26,1
	st X+,r18
	st X,r19
	movw r26,r30
	sbiw r26,2
	st X+,r14
	st X,r15
.L20:
	adiw r24,1
	cp r24,r16
	cpc r25,r17
	brlt .L21
	std Y+8,r23
	std Y+7,r22
	movw r24,r22
	adiw r24,1
	lsl r24
	rol r25
	movw r30,r2
	add r30,r24
	adc r31,r25
	ld r18,Z
	ldd r19,Z+1
	ldd r26,Y+25
	ldd r27,Y+26
	ld r20,X+
	ld r21,X
	sbiw r26,1
	std Z+1,r21
	st Z,r20
	st X+,r18
	st X,r19
	cp r6,r22
	cpc r7,r23
	brlt .+2
	rjmp .L22
	sbiw r24,2
	movw r30,r2
	add r30,r24
	adc r31,r25
	std Y+10,r31
	std Y+9,r30
	movw r26,r30
	ldd r30,Y+1
	ldd r31,Y+2
	movw r16,r22
.L41:
	ld r20,X+
	ld r21,X
	std Y+4,r31
	std Y+3,r30
	movw r30,r2
	add r30,r4
	adc r31,r5
	movw r24,r6
	ldd r22,Y+3
	ldd r23,Y+4
.L24:
	ld r18,Z+
	ld r19,Z+
	cp r18,r20
	cpc r19,r21
	brge .L23
	subi r22,-1
	sbci r23,-1
	movw r26,r22
	lsl r26
	rol r27
	add r26,r2
	adc r27,r3
	ld r14,X+
	ld r15,X
	sbiw r26,1
	st X+,r18
	st X,r19
	movw r26,r30
	sbiw r26,2
	st X+,r14
	st X,r15
.L23:
	adiw r24,1
	cp r24,r16
	cpc r25,r17
	brlt .L24
	std Y+4,r23
	std Y+3,r22
	movw r24,r22
	adiw r24,1
	lsl r24
	rol r25
	movw r30,r2
	add r30,r24
	adc r31,r25
	ld r18,Z
	ldd r19,Z+1
	ldd r26,Y+9
	ldd r27,Y+10
	ld r20,X+
	ld r21,X
	sbiw r26,1
	std Z+1,r21
	st Z,r20
	st X+,r18
	st X,r19
	cp r6,r22
	cpc r7,r23
	brlt .+2
	rjmp .L25
	sbiw r24,2
	movw r30,r2
	add r30,r24
	adc r31,r25
	std Y+6,r31
	std Y+5,r30
	ldd r18,Y+1
	ldd r19,Y+2
	std Y+28,r19
	std Y+27,r18
	movw r26,r30
	movw r8,r18
.L40:
	ld r20,X+
	ld r21,X
	movw r30,r2
	add r30,r4
	adc r31,r5
	movw r24,r6
.L27:
	ld r18,Z+
	ld r19,Z+
	cp r18,r20
	cpc r19,r21
	brge .L26
	ldi r27,-1
	sub r8,r27
	sbc r9,r27
	movw r26,r8
	lsl r26
	rol r27
	add r26,r2
	adc r27,r3
	ld r16,X+
	ld r17,X
	sbiw r26,1
	st X+,r18
	st X,r19
	movw r26,r30
	sbiw r26,2
	st X+,r16
	st X,r17
.L26:
	adiw r24,1
	cp r24,r22
	cpc r25,r23
	brlt .L27
	movw r24,r8
	adiw r24,1
	lsl r24
	rol r25
	movw r30,r2
	add r30,r24
	adc r31,r25
	ld r18,Z
	ldd r19,Z+1
	ldd r26,Y+5
	ldd r27,Y+6
	ld r20,X+
	ld r21,X
	sbiw r26,1
	std Z+1,r21
	st Z,r20
	st X+,r18
	st X,r19
	cp r6,r8
	cpc r7,r9
	brlt .+2
	rjmp .L28
	sbiw r24,2
	movw r30,r2
	add r30,r24
	adc r31,r25
	std Y+2,r31
	std Y+1,r30
	movw r26,r30
	ldd r12,Y+27
	ldd r13,Y+28
.L39:
	ld r20,X+
	ld r21,X
	movw r30,r2
	add r30,r4
	adc r31,r5
	movw r24,r6
.L30:
	ld r18,Z+
	ld r19,Z+
	cp r18,r20
	cpc r19,r21
	brge .L29
	ldi r27,-1
	sub r12,r27
	sbc r13,r27
	movw r26,r12
	lsl r26
	rol r27
	add r26,r2
	adc r27,r3
	ld r22,X+
	ld r23,X
	sbiw r26,1
	st X+,r18
	st X,r19
	movw r26,r30
	sbiw r26,2
	st X+,r22
	st X,r23
.L29:
	adiw r24,1
	cp r24,r8
	cpc r25,r9
	brlt .L30
	movw r10,r12
	ldi r30,-1
	sub r10,r30
	sbc r11,r30
	lsl r10
	rol r11
	movw r30,r2
	add r30,r10
	adc r31,r11
	ld r24,Z
	ldd r25,Z+1
	ldd r26,Y+1
	ldd r27,Y+2
	ld r18,X+
	ld r19,X
	sbiw r26,1
	std Z+1,r19
	st Z,r18
	st X+,r24
	st X,r25
	cp r6,r12
	cpc r7,r13
	brlt .+2
	rjmp .L31
	ldi r27,2
	sub r10,r27
	sbc r11,__zero_reg__
	add r10,r2
	adc r11,r3
	ldd r16,Y+27
	ldd r17,Y+28
.L38:
	movw r30,r10
	ld r22,Z
	ldd r23,Z+1
	movw r30,r2
	add r30,r4
	adc r31,r5
	movw r24,r6
.L33:
	ld r18,Z+
	ld r19,Z+
	cp r18,r22
	cpc r19,r23
	brge .L32
	subi r16,-1
	sbci r17,-1
	movw r26,r16
	lsl r26
	rol r27
	add r26,r2
	adc r27,r3
	ld r20,X+
	ld r21,X
	sbiw r26,1
	st X+,r18
	st X,r19
	movw r26,r30
	sbiw r26,2
	st X+,r20
	st X,r21
.L32:
	adiw r24,1
	cp r24,r12
	cpc r25,r13
	brlt .L33
	movw r14,r16
	ldi r31,-1
	sub r14,r31
	sbc r15,r31
	lsl r14
	rol r15
	movw r30,r2
	add r30,r14
	adc r31,r15
	ld r24,Z
	ldd r25,Z+1
	movw r26,r10
	ld r18,X+
	ld r19,X
	sbiw r26,1
	std Z+1,r19
	st Z,r18
	st X+,r24
	st X,r25
	cp r6,r16
	cpc r7,r17
	brlt .+2
	rjmp .L34
	ldi r27,2
	sub r14,r27
	sbc r15,__zero_reg__
	add r14,r2
	adc r15,r3
.L37:
	movw r30,r14
	ld r22,Z
	ldd r23,Z+1
	movw r30,r2
	add r30,r4
	adc r31,r5
	movw r24,r6
.L36:
	ld r18,Z+
	ld r19,Z+
	cp r18,r22
	cpc r19,r23
	brge .L35
	ldd r20,Y+27
	ldd r21,Y+28
	subi r20,-1
	sbci r21,-1
	std Y+28,r21
	std Y+27,r20
	movw r26,r20
	lsl r26
	rol r27
	add r26,r2
	adc r27,r3
	ld r20,X+
	ld r21,X
	sbiw r26,1
	st X+,r18
	st X,r19
	movw r26,r30
	sbiw r26,2
	st X+,r20
	st X,r21
.L35:
	adiw r24,1
	cp r24,r16
	cpc r25,r17
	brlt .L36
	ldd r30,Y+27
	ldd r31,Y+28
	adiw r30,1
	lsl r30
	rol r31
	add r30,r2
	adc r31,r3
	ld r24,Z
	ldd r25,Z+1
	movw r26,r14
	ld r18,X+
	ld r19,X
	sbiw r26,1
	std Z+1,r19
	st Z,r18
	st X+,r24
	st X,r25
	ldd r20,Y+27
	ldd r21,Y+28
	movw r22,r6
	movw r24,r2
	call quicksort
	ldd r6,Y+27
	ldd r7,Y+28
	ldi r27,2
	add r6,r27
	adc r7,__zero_reg__
	cp r6,r16
	cpc r7,r17
	brge .L34
	ldd r30,Y+27
	ldd r31,Y+28
	adiw r30,1
	std Y+28,r31
	std Y+27,r30
	movw r4,r6
	lsl r4
	rol r5
	rjmp .L37
.L34:
	movw r6,r16
	ldi r31,2
	add r6,r31
	adc r7,__zero_reg__
	cp r6,r12
	cpc r7,r13
	brge .L31
	movw r18,r16
	subi r18,-1
	sbci r19,-1
	std Y+28,r19
	std Y+27,r18
	movw r4,r6
	lsl r4
	rol r5
	movw r16,r18
	rjmp .L38
.L31:
	movw r6,r12
	ldi r19,2
	add r6,r19
	adc r7,__zero_reg__
	cp r6,r8
	cpc r7,r9
	brge .L28
	movw r20,r12
	subi r20,-1
	sbci r21,-1
	std Y+28,r21
	std Y+27,r20
	movw r4,r6
	lsl r4
	rol r5
	ldd r26,Y+1
	ldd r27,Y+2
	movw r12,r20
	rjmp .L39
.L28:
	movw r6,r8
	ldi r21,2
	add r6,r21
	adc r7,__zero_reg__
	ldd r22,Y+3
	ldd r23,Y+4
	cp r6,r22
	cpc r7,r23
	brge .L25
	movw r24,r8
	adiw r24,1
	std Y+28,r25
	std Y+27,r24
	movw r4,r6
	lsl r4
	rol r5
	ldd r26,Y+5
	ldd r27,Y+6
	movw r8,r24
	rjmp .L40
.L25:
	ldd r6,Y+3
	ldd r7,Y+4
	ldi r25,2
	add r6,r25
	adc r7,__zero_reg__
	ldd r26,Y+7
	ldd r27,Y+8
	cp r6,r26
	cpc r7,r27
	brge .L22
	ldd r30,Y+3
	ldd r31,Y+4
	adiw r30,1
	std Y+2,r31
	std Y+1,r30
	movw r4,r6
	lsl r4
	rol r5
	ldd r26,Y+9
	ldd r27,Y+10
	ldd r16,Y+7
	ldd r17,Y+8
	rjmp .L41
.L22:
	ldd r6,Y+7
	ldd r7,Y+8
	ldi r31,2
	add r6,r31
	adc r7,__zero_reg__
	ldd r18,Y+13
	ldd r19,Y+14
	cp r6,r18
	cpc r7,r19
	brge .L19
	ldd r20,Y+7
	ldd r21,Y+8
	subi r20,-1
	sbci r21,-1
	std Y+2,r21
	std Y+1,r20
	movw r4,r6
	lsl r4
	rol r5
	ldd r26,Y+25
	ldd r27,Y+26
	movw r30,r20
	movw r16,r18
	rjmp .L42
.L19:
	ldd r6,Y+13
	ldd r7,Y+14
	ldi r21,2
	add r6,r21
	adc r7,__zero_reg__
	ldd r22,Y+11
	ldd r23,Y+12
	cp r6,r22
	cpc r7,r23
	brge .L16
	ldd r24,Y+13
	ldd r25,Y+14
	adiw r24,1
	std Y+2,r25
	std Y+1,r24
	movw r4,r6
	lsl r4
	rol r5
	ldd r26,Y+23
	ldd r27,Y+24
	movw r30,r24
	rjmp .L43
.L16:
	ldd r6,Y+11
	ldd r7,Y+12
	ldi r25,2
	add r6,r25
	adc r7,__zero_reg__
	ldd r26,Y+15
	ldd r27,Y+16
	cp r6,r26
	cpc r7,r27
	brge .L13
	ldd r30,Y+11
	ldd r31,Y+12
	adiw r30,1
	std Y+2,r31
	std Y+1,r30
	movw r4,r6
	lsl r4
	rol r5
	ldd r26,Y+21
	ldd r27,Y+22
	rjmp .L44
.L13:
	ldd r6,Y+15
	ldd r7,Y+16
	ldi r31,2
	add r6,r31
	adc r7,__zero_reg__
	ldd r18,Y+17
	ldd r19,Y+18
	cp r6,r18
	cpc r7,r19
	brge .+2
	rjmp .L45
.L9:
/* epilogue start */
	adiw r28,28
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
	.size	quicksort, .-quicksort
	.ident	"GCC: (GNU) 7.3.0"
