INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/COMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/DEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/INC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MOD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/REG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DEC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/INC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MOD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOD_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHL_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHL_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUX2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/COMP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUL_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SUB_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/ADD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_tb
