git clone --depth 1 --no-tags https://github.com/AdrySales/CalculadoraMaquinaDeEstadosVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552413295
git clone --depth 1 --no-tags https://github.com/omsheladia/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551909452
git clone --depth 1 --no-tags https://github.com/alirezajaberirad/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550472301
git clone --depth 1 --no-tags https://github.com/ddwkim10/RFID-Reader-IP-Core-with-ID-filtering-function-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545794016
git clone --depth 1 --no-tags https://github.com/Dany2002-hub/Image_Processing_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553163293
git clone --depth 1 --no-tags https://github.com/satvikgoel950/8BitSAR_SatvikGoel_eSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547163855
git clone --depth 1 --no-tags https://github.com/Darshil-2002/256-to-1-4-bit-multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551184337
git clone --depth 1 --no-tags https://github.com/gagana-05/APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554642728
git clone --depth 1 --no-tags https://github.com/PluseLin/Dynamic-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547025107
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Up-Down_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546627352
git clone --depth 1 --no-tags https://github.com/NikolaosGian/VLSI-ASIC-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550167056
git clone --depth 1 --no-tags https://github.com/tommathew01/Verilog_S4_KTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552255645
git clone --depth 1 --no-tags https://github.com/Chigook/IP_AXI4Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554140534
git clone --depth 1 --no-tags https://github.com/replica455/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546844548
git clone --depth 1 --no-tags https://github.com/RainDayDream/hust-jizu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547283129
git clone --depth 1 --no-tags https://github.com/cucapra/filament-evaluation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546164264
git clone --depth 1 --no-tags https://github.com/Tariya321/EE-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546650364
git clone --depth 1 --no-tags https://github.com/SIAEm41/LeNet-5_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547678445
git clone --depth 1 --no-tags https://github.com/abhinav067/Serializer-Design-With-MUX-4-1-And-LVDS-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547533793
git clone --depth 1 --no-tags https://github.com/hsiangchengfun/2022_Fall_Microprocessor_Systems_Principles_and_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551214125
git clone --depth 1 --no-tags https://github.com/malivinayak/Self-Correcting-Message-System-using-Hamming-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547996009
git clone --depth 1 --no-tags https://github.com/rcande65/ECE564.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551758594
git clone --depth 1 --no-tags https://github.com/BhagyasriAnnapurna/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546090524
git clone --depth 1 --no-tags https://github.com/feniatriestocode/coa-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549126576
git clone --depth 1 --no-tags https://github.com/delta-1234/cscore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546615775
git clone --depth 1 --no-tags https://github.com/Zhenghong-C-LM/i2c_module_desgin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549846798
git clone --depth 1 --no-tags https://github.com/tanay-das/Audio_Amplifier_using_eSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547904109
git clone --depth 1 --no-tags https://github.com/Sagarbc05/Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548803621
git clone --depth 1 --no-tags https://github.com/ShahriarKhanLimon/BRACU_CSE460.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552309260
git clone --depth 1 --no-tags https://github.com/AndreasBakke/DigitalElectronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554744967
git clone --depth 1 --no-tags https://github.com/mad03day/hard_accelerators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553479356
git clone --depth 1 --no-tags https://github.com/rooinasuit/pong_nano9k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551331739
git clone --depth 1 --no-tags https://github.com/Hemanth432/Mixed-Signal-SoC-design-Marathon-using-eSim-SKY130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547709960
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546637817
git clone --depth 1 --no-tags https://github.com/derek8955/CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555183133
git clone --depth 1 --no-tags https://github.com/rahulearn2019/Mixed-Signal-Circuit-Design-and-SImulation-Marathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547486433
git clone --depth 1 --no-tags https://github.com/obscuredcode/mc6845-emulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551679018
git clone --depth 1 --no-tags https://github.com/gagana-05/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548288257
git clone --depth 1 --no-tags https://github.com/mp619/ELEC70048_HWSW_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554905241
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Algorithm_for_division_without_restoration_positive_numbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546628975
git clone --depth 1 --no-tags https://github.com/KanishR1/MOD_10_Sync_Counter_Mixed_sig_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546123399
git clone --depth 1 --no-tags https://github.com/mixiang2/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547306642
git clone --depth 1 --no-tags https://github.com/Md-Sanaul-Haque-Shanto/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547075601
git clone --depth 1 --no-tags https://github.com/RajeevMarada/Elevator-Lift_Contoller_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553733231
git clone --depth 1 --no-tags https://github.com/seed42x/LEC-NJU_DC-calculate-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548359985
git clone --depth 1 --no-tags https://github.com/MahmoudRedaSayed/ARC-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551514039
git clone --depth 1 --no-tags https://github.com/tuyethoa1011/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555840281
git clone --depth 1 --no-tags https://github.com/phapdn/NTT-CKKS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553302501
git clone --depth 1 --no-tags https://github.com/dehekkendekrekker/74xx-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554480112
git clone --depth 1 --no-tags https://github.com/asdplk0410/16-bit-risc-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550731560
git clone --depth 1 --no-tags https://github.com/parnianf/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549467182
git clone --depth 1 --no-tags https://github.com/gjghlinix/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548857279
git clone --depth 1 --no-tags https://github.com/Bariona/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554250340
git clone --depth 1 --no-tags https://github.com/Alifathysalama/-SPI-Slave-with-dual-port-RAM..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554299790
git clone --depth 1 --no-tags https://github.com/zijie-tang/MIPS32-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552558508
git clone --depth 1 --no-tags https://github.com/mat1221-hub/Basic-Logic-Gate-Verilog-code-with-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552657732
git clone --depth 1 --no-tags https://github.com/sbaldzenka/xyloni_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552904508
git clone --depth 1 --no-tags https://github.com/PavanDheeraj/Pavan_Mixed_Signal_Marathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546073579
git clone --depth 1 --no-tags https://github.com/sammy17/bombs-n-balloons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547048169
git clone --depth 1 --no-tags https://github.com/NickCao/experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554776011
git clone --depth 1 --no-tags https://github.com/UlkeiSzabolcs/Verilog_IEEE_754_Natural_Logarithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554836087
git clone --depth 1 --no-tags https://github.com/LBL-ICS/FP-Modules-ChiselHCL-VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546168002
git clone --depth 1 --no-tags https://github.com/Vexoben/RISCV-CPU-for-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555386727
git clone --depth 1 --no-tags https://github.com/planBisme/8bits_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546009663
git clone --depth 1 --no-tags https://github.com/PSR0001/eSim_hackathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547739530
git clone --depth 1 --no-tags https://github.com/Integralsat/youtube_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552344613
git clone --depth 1 --no-tags https://github.com/Nagarjun444/halfadder-using-nandgates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553059316
git clone --depth 1 --no-tags https://github.com/yeodowon/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552704949
git clone --depth 1 --no-tags https://github.com/JerryGJX/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552810204
git clone --depth 1 --no-tags https://github.com/WSJ20010912/CourseDesign_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548836837
git clone --depth 1 --no-tags https://github.com/hypnotic2402/iiitb_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547409132
git clone --depth 1 --no-tags https://github.com/saisudhirs/DDCO_L-A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548395758
git clone --depth 1 --no-tags https://github.com/VegaMario/FP-Modules-ChiselHCL-VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546198721
git clone --depth 1 --no-tags https://github.com/Theparia/Restoring-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546038456
git clone --depth 1 --no-tags https://github.com/Theparia/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546120663
git clone --depth 1 --no-tags https://github.com/whoni159789/FND_4bit_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453671
git clone --depth 1 --no-tags https://github.com/jeronimopenha/tang_nano_9k_stream_interface_api.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546157914
git clone --depth 1 --no-tags https://github.com/rubankumard/esim_mxd_soc_crkt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547889398
git clone --depth 1 --no-tags https://github.com/NiranjanK26/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547773533
git clone --depth 1 --no-tags https://github.com/HeinrichCJ/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548142118
git clone --depth 1 --no-tags https://github.com/CH0CC/IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548235938
git clone --depth 1 --no-tags https://github.com/vova-oveychick/Labs_aparat_priskor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549222529
git clone --depth 1 --no-tags https://github.com/MariamFarouk26/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549207320
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Random-Batterns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549487250
git clone --depth 1 --no-tags https://github.com/tejedof/Tarea1_ISDIGI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548993390
git clone --depth 1 --no-tags https://github.com/mridul21harish/VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546557502
git clone --depth 1 --no-tags https://github.com/matthew-setiawan/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547211061
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/counter_up_down.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549636697
git clone --depth 1 --no-tags https://github.com/kingyeonsu/AXI4_BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554037501
git clone --depth 1 --no-tags https://github.com/Rilwan292/-8-bit-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554036456
git clone --depth 1 --no-tags https://github.com/NadeeshaDiw/Single-Cycle-8-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554142395
git clone --depth 1 --no-tags https://github.com/JorgeMarinN/3LFCC_AC3E_Tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555464411
git clone --depth 1 --no-tags https://github.com/brad-herring/MUX4X1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555011202
git clone --depth 1 --no-tags https://github.com/saramostafa2001/Register_File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555424444
