Analysis & Synthesis report for MAX1000
Mon Feb  4 20:12:05 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0|altsyncram_1hu:auto_generated
 17. Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:comp1
 18. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: AC_MOTOR_TRIANGLE:triangle
 20. Parameter Settings for User Entity Instance: AC_MOTOR_SINE:sine
 21. Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:comp2
 22. Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:comp3
 23. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0
 24. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:sine|lpm_mult:Mult3
 25. Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:sine|lpm_mult:Mult0
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb  4 20:12:05 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; MAX1000                                         ;
; Top-level Entity Name              ; MAX1000                                         ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 273                                             ;
;     Total combinational functions  ; 201                                             ;
;     Dedicated logic registers      ; 176                                             ;
; Total registers                    ; 176                                             ;
; Total pins                         ; 7                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 5,632                                           ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M16SAU169C8G     ;                    ;
; Top-level entity name                                                      ; MAX1000            ; MAX1000            ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                        ; Library ;
+------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; src/AC_MOTOR/AC_MOTOR_CONTROL.v    ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v                                       ;         ;
; src/AC_MOTOR/AC_MOTOR_TRIANGLE.v   ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v                                      ;         ;
; src/AC_MOTOR/AC_MOTOR_SINE.v       ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v                                          ;         ;
; src/AC_MOTOR/AC_MOTOR_COMPARATOR.v ; yes             ; User Verilog HDL File              ; /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v                                    ;         ;
; MAX1000.bdf                        ; yes             ; User Block Diagram/Schematic File  ; /home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf                                                           ;         ;
; src/PLL/PLL.v                      ; yes             ; User Wizard-Generated File         ; /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v                                                         ;         ;
; altpll.tdf                         ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal171.inc                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/aglobal171.inc          ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/PLL_altpll.v                    ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v                                                       ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                         ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                         ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_1hu.tdf              ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/altsyncram_1hu.tdf                                                 ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_mgs.tdf                    ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/mult_mgs.tdf                                                       ;         ;
; multcore.tdf                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                        ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                        ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                     ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                   ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                 ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                        ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mul_lfrg.tdf                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/mul_lfrg.tdf            ;         ;
; mpar_add.tdf                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                    ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                        ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc            ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_hrg.tdf                 ; yes             ; Auto-Generated Megafunction        ; /home/mschwarz/fhnw/pro5/fpga/db/add_sub_hrg.tdf                                                    ;         ;
; altshift.tdf                       ; yes             ; Megafunction                       ; /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 273                                                                        ;
;                                             ;                                                                            ;
; Total combinational functions               ; 201                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 28                                                                         ;
;     -- 3 input functions                    ; 88                                                                         ;
;     -- <=2 input functions                  ; 85                                                                         ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 82                                                                         ;
;     -- arithmetic mode                      ; 119                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 176                                                                        ;
;     -- Dedicated logic registers            ; 176                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 7                                                                          ;
; Total memory bits                           ; 5632                                                                       ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 2                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 187                                                                        ;
; Total fan-out                               ; 1066                                                                       ;
; Average fan-out                             ; 2.63                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+---------------------+--------------+
; |MAX1000                                  ; 201 (0)             ; 176 (0)                   ; 5632        ; 0          ; 2            ; 0       ; 1         ; 7    ; 0            ; 0          ; |MAX1000                                                                                  ; MAX1000             ; work         ;
;    |AC_MOTOR_COMPARATOR:comp1|            ; 34 (34)             ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_COMPARATOR:comp1                                                        ; AC_MOTOR_COMPARATOR ; work         ;
;    |AC_MOTOR_SINE:sine|                   ; 87 (66)             ; 74 (74)                   ; 5632        ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:sine                                                               ; AC_MOTOR_SINE       ; work         ;
;       |altsyncram:Mux11_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0                                        ; altsyncram          ; work         ;
;          |altsyncram_1hu:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0|altsyncram_1hu:auto_generated          ; altsyncram_1hu      ; work         ;
;       |lpm_mult:Mult0|                    ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:sine|lpm_mult:Mult0                                                ; lpm_mult            ; work         ;
;          |multcore:mult_core|             ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:sine|lpm_mult:Mult0|multcore:mult_core                             ; multcore            ; work         ;
;             |mul_lfrg:$00030|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:sine|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030             ; mul_lfrg            ; work         ;
;             |mul_lfrg:mul_lfrg_first_mod| ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:sine|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod ; mul_lfrg            ; work         ;
;       |lpm_mult:Mult3|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:sine|lpm_mult:Mult3                                                ; lpm_mult            ; work         ;
;          |mult_mgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_SINE:sine|lpm_mult:Mult3|mult_mgs:auto_generated                        ; mult_mgs            ; work         ;
;    |AC_MOTOR_TRIANGLE:triangle|           ; 80 (80)             ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|AC_MOTOR_TRIANGLE:triangle                                                       ; AC_MOTOR_TRIANGLE   ; work         ;
;    |PLL:pll|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll                                                                          ; PLL                 ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component                                                  ; altpll              ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX1000|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                        ; PLL_altpll          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; Name                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                      ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0|altsyncram_1hu:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 11           ; --           ; --           ; 5632 ; MAX1000.MAX10000.rtl.mif ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |MAX1000|PLL:pll ; src/PLL/PLL.v   ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+--------------------------------------------+--------------------------------------------------------+
; Register name                              ; Reason for Removal                                     ;
+--------------------------------------------+--------------------------------------------------------+
; AC_MOTOR_SINE:sine|sine_sign_1[0]          ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_CONTROL:control|CCW               ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_CONTROL:control|CW                ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_CONTROL:control|FREQUENCY[0..11]  ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_CONTROL:control|FREQUENCY[12]     ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_CONTROL:control|AMPLITUDE[0..11]  ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_CONTROL:control|AMPLITUDE[12]     ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_TRIANGLE:triangle|ccw_int         ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_TRIANGLE:triangle|CCW_OUT         ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_TRIANGLE:triangle|TRIANGLE[0]     ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_TRIANGLE:triangle|cw_int          ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_COMPARATOR:comp1|out_count_dir[0] ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_COMPARATOR:comp1|triangle_int[0]  ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_SINE:sine|ampl_int[11]            ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_SINE:sine|ampl_int[12]            ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_TRIANGLE:triangle|CW_OUT          ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_SINE:sine|freq_int[2..5]          ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_SINE:sine|freq_int[6]             ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_SINE:sine|freq_int[7..11]         ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_SINE:sine|freq_int[12]            ; Merged with AC_MOTOR_SINE:sine|freq_int[0]             ;
; AC_MOTOR_SINE:sine|freq_int[0]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[10]            ;
; AC_MOTOR_SINE:sine|ampl_int[10]            ; Merged with AC_MOTOR_SINE:sine|ampl_int[9]             ;
; AC_MOTOR_SINE:sine|ampl_int[9]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[8]             ;
; AC_MOTOR_SINE:sine|ampl_int[8]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[7]             ;
; AC_MOTOR_SINE:sine|ampl_int[7]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[6]             ;
; AC_MOTOR_SINE:sine|ampl_int[6]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[5]             ;
; AC_MOTOR_SINE:sine|ampl_int[5]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[4]             ;
; AC_MOTOR_SINE:sine|ampl_int[4]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[3]             ;
; AC_MOTOR_SINE:sine|ampl_int[3]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[2]             ;
; AC_MOTOR_SINE:sine|ampl_int[2]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[1]             ;
; AC_MOTOR_SINE:sine|ampl_int[1]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[0]             ;
; AC_MOTOR_SINE:sine|freq_int[1]             ; Merged with AC_MOTOR_SINE:sine|ampl_int[0]             ;
; AC_MOTOR_COMPARATOR:comp1|out_count_dir[2] ; Merged with AC_MOTOR_COMPARATOR:comp1|out_count_dir[1] ;
; AC_MOTOR_SINE:sine|sine_sign_1[2]          ; Merged with AC_MOTOR_SINE:sine|sine_sign_1[1]          ;
; AC_MOTOR_SINE:sine|unsigned_sine_1[11]     ; Stuck at GND due to stuck port data_in                 ;
; AC_MOTOR_TRIANGLE:triangle|triangle_dir[0] ; Stuck at VCC due to stuck port data_in                 ;
; AC_MOTOR_TRIANGLE:triangle|triangle_int[0] ; Merged with AC_MOTOR_TRIANGLE:triangle|TRIANGLE[1]     ;
; AC_MOTOR_TRIANGLE:triangle|TRIANGLE[1]     ; Merged with AC_MOTOR_COMPARATOR:comp1|triangle_int[1]  ;
; Total Number of Removed Registers = 67     ;                                                        ;
+--------------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+----------------------------------------+---------------------------+------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+----------------------------------------+---------------------------+------------------------------------------------------------------------+
; AC_MOTOR_CONTROL:control|FREQUENCY[1]  ; Stuck at VCC              ; AC_MOTOR_SINE:sine|freq_int[4], AC_MOTOR_SINE:sine|freq_int[5],        ;
;                                        ; due to stuck port data_in ; AC_MOTOR_SINE:sine|freq_int[6], AC_MOTOR_SINE:sine|freq_int[7],        ;
;                                        ;                           ; AC_MOTOR_SINE:sine|freq_int[8], AC_MOTOR_SINE:sine|freq_int[9],        ;
;                                        ;                           ; AC_MOTOR_SINE:sine|freq_int[10], AC_MOTOR_SINE:sine|freq_int[11]       ;
; AC_MOTOR_CONTROL:control|CCW           ; Stuck at VCC              ; AC_MOTOR_TRIANGLE:triangle|ccw_int, AC_MOTOR_TRIANGLE:triangle|CCW_OUT ;
;                                        ; due to stuck port data_in ;                                                                        ;
; AC_MOTOR_CONTROL:control|CW            ; Stuck at GND              ; AC_MOTOR_TRIANGLE:triangle|cw_int, AC_MOTOR_TRIANGLE:triangle|CW_OUT   ;
;                                        ; due to stuck port data_in ;                                                                        ;
; AC_MOTOR_CONTROL:control|AMPLITUDE[11] ; Stuck at VCC              ; AC_MOTOR_SINE:sine|ampl_int[11]                                        ;
;                                        ; due to stuck port data_in ;                                                                        ;
; AC_MOTOR_CONTROL:control|AMPLITUDE[12] ; Stuck at GND              ; AC_MOTOR_SINE:sine|ampl_int[12]                                        ;
;                                        ; due to stuck port data_in ;                                                                        ;
; AC_MOTOR_TRIANGLE:triangle|TRIANGLE[0] ; Stuck at GND              ; AC_MOTOR_COMPARATOR:comp1|triangle_int[0]                              ;
;                                        ; due to stuck port data_in ;                                                                        ;
+----------------------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 176   ;
; Number of registers using Synchronous Clear  ; 13    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 27    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                      ;
+-------------------------------------------+--------------------------------+------+
; Register Name                             ; Megafunction                   ; Type ;
+-------------------------------------------+--------------------------------+------+
; AC_MOTOR_SINE:sine|unsigned_sine_1[0..10] ; AC_MOTOR_SINE:sine|Mux11_rtl_0 ; ROM  ;
+-------------------------------------------+--------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |MAX1000|AC_MOTOR_SINE:sine|mem_index_1[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0|altsyncram_1hu:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:comp1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bits           ; 12    ; Signed Integer                                ;
; level_bits     ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 83333                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 25                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 6                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_TRIANGLE:triangle ;
+--------------------+----------+-----------------------------------------+
; Parameter Name     ; Value    ; Type                                    ;
+--------------------+----------+-----------------------------------------+
; starting_amplitude ; 2        ; Signed Integer                          ;
; levels             ; 16       ; Signed Integer                          ;
; level_bits         ; 12       ; Signed Integer                          ;
; bits               ; 12       ; Signed Integer                          ;
; f_clk              ; 82000000 ; Signed Integer                          ;
; f_triangle         ; 5000     ; Signed Integer                          ;
; triangle_max       ; 4100     ; Signed Integer                          ;
; triangle_min       ; -4100    ; Signed Integer                          ;
; triangle_scaler    ; 2046     ; Signed Integer                          ;
+--------------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_SINE:sine ;
+-----------------+----------+------------------------------------+
; Parameter Name  ; Value    ; Type                               ;
+-----------------+----------+------------------------------------+
; starting_sample ; 0        ; Signed Integer                     ;
; sine_samples    ; 2048     ; Signed Integer                     ;
; bits            ; 12       ; Signed Integer                     ;
; f_clk           ; 82000000 ; Signed Integer                     ;
; f_min           ; 10       ; Signed Integer                     ;
; f_max           ; 600      ; Signed Integer                     ;
; clock_div_min   ; 4003     ; Signed Integer                     ;
; clock_div_max   ; 66       ; Signed Integer                     ;
+-----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:comp2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bits           ; 12    ; Signed Integer                                ;
; level_bits     ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AC_MOTOR_COMPARATOR:comp3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bits           ; 12    ; Signed Integer                                ;
; level_bits     ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0 ;
+------------------------------------+--------------------------+----------------------------+
; Parameter Name                     ; Value                    ; Type                       ;
+------------------------------------+--------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                    ;
; OPERATION_MODE                     ; ROM                      ; Untyped                    ;
; WIDTH_A                            ; 11                       ; Untyped                    ;
; WIDTHAD_A                          ; 9                        ; Untyped                    ;
; NUMWORDS_A                         ; 512                      ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                    ;
; WIDTH_B                            ; 1                        ; Untyped                    ;
; WIDTHAD_B                          ; 1                        ; Untyped                    ;
; NUMWORDS_B                         ; 1                        ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                    ;
; BYTE_SIZE                          ; 8                        ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                    ;
; INIT_FILE                          ; MAX1000.MAX10000.rtl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_1hu           ; Untyped                    ;
+------------------------------------+--------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:sine|lpm_mult:Mult3 ;
+------------------------------------------------+----------+------------------------+
; Parameter Name                                 ; Value    ; Type                   ;
+------------------------------------------------+----------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12       ; Untyped                ;
; LPM_WIDTHB                                     ; 13       ; Untyped                ;
; LPM_WIDTHP                                     ; 25       ; Untyped                ;
; LPM_WIDTHR                                     ; 25       ; Untyped                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                ;
; LATENCY                                        ; 0        ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                ;
; USE_EAB                                        ; OFF      ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_mgs ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                ;
+------------------------------------------------+----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AC_MOTOR_SINE:sine|lpm_mult:Mult0 ;
+------------------------------------------------+---------+-------------------------+
; Parameter Name                                 ; Value   ; Type                    ;
+------------------------------------------------+---------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 12      ; Untyped                 ;
; LPM_WIDTHB                                     ; 2       ; Untyped                 ;
; LPM_WIDTHP                                     ; 14      ; Untyped                 ;
; LPM_WIDTHR                                     ; 14      ; Untyped                 ;
; LPM_WIDTHS                                     ; 1       ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                 ;
; LPM_PIPELINE                                   ; 0       ; Untyped                 ;
; LATENCY                                        ; 0       ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped                 ;
; USE_EAB                                        ; OFF     ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                 ;
+------------------------------------------------+---------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 11                                        ;
;     -- NUMWORDS_A                         ; 512                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 2                                 ;
; Entity Instance                       ; AC_MOTOR_SINE:sine|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 12                                ;
;     -- LPM_WIDTHB                     ; 13                                ;
;     -- LPM_WIDTHP                     ; 25                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; AC_MOTOR_SINE:sine|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                ;
;     -- LPM_WIDTHB                     ; 2                                 ;
;     -- LPM_WIDTHP                     ; 14                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 176                         ;
;     ENA               ; 27                          ;
;     SCLR              ; 13                          ;
;     plain             ; 136                         ;
; cycloneiii_lcell_comb ; 203                         ;
;     arith             ; 119                         ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 71                          ;
;     normal            ; 84                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 28                          ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 11                          ;
;                       ;                             ;
; Max LUT depth         ; 4.30                        ;
; Average LUT depth     ; 2.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Mon Feb  4 20:11:47 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_CONTROL.v
    Info (12023): Found entity 1: AC_MOTOR_CONTROL File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_TRIANGLE.v
    Info (12023): Found entity 1: AC_MOTOR_TRIANGLE File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_SINE.v
    Info (12023): Found entity 1: AC_MOTOR_SINE File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_COMPARATOR.v
    Info (12023): Found entity 1: AC_MOTOR_COMPARATOR File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v Line: 1
Warning (12019): Can't analyze file -- file src/AC_MOTOR/AC_MOTOR.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file MAX1000.bdf
    Info (12023): Found entity 1: MAX1000
Info (12021): Found 1 design units, including 1 entities, in source file src/PLL/PLL.v
    Info (12023): Found entity 1: PLL File: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v Line: 39
Warning (12019): Can't analyze file -- file src/FLOATING_POINT/CONST_SGL/CONST_INT.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v
    Info (12023): Found entity 1: SPI_HOST File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 2
    Info (12023): Found entity 2: SPI_INP_FILTER_HOST File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 223
Info (12021): Found 1 design units, including 1 entities, in source file src/DC_MOTOR/DC_MOTOR.v
    Info (12023): Found entity 1: DC_MOTOR File: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v
    Info (12023): Found entity 1: CLOCK_GENERATOR File: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v
    Info (12023): Found entity 1: ADC_MCP3201 File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v
    Info (12023): Found entity 1: DIG_INP_FILTER File: /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823.v
    Info (12023): Found entity 1: RGB_PL9823 File: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v
    Info (12023): Found entity 1: DAC_MCP4921 File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v Line: 2
Info (12021): Found 4 design units, including 4 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v
    Info (12023): Found entity 1: DATA_IN_VAR_FT2232 File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 2
    Info (12023): Found entity 2: DATA_OUT_VAR_FT2232 File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 44
    Info (12023): Found entity 3: DATA_IN_VAR_RPI File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 68
    Info (12023): Found entity 4: DATA_OUT_VAR_RPI File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 139
Info (12021): Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v
    Info (12023): Found entity 1: SEL_SPI_INPUT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v Line: 2
    Info (12023): Found entity 2: SEL_1_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v Line: 84
    Info (12023): Found entity 3: SEL_12_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file src/TOOLBOX/MAX/MAX.v
    Info (12023): Found entity 1: MAX_12_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/MAX/MAX.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v
    Info (12023): Found entity 1: WDT File: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf
    Info (12023): Found entity 1: BLOCK_DIAGRAM
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v
    Info (12023): Found entity 1: GLUE_LOGIC File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v
    Info (12023): Found entity 1: ADC_MCP3201_MOV_AVG File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/APP_TIMER/APP_TIMER.bdf
    Info (12023): Found entity 1: APP_TIMER
Info (12021): Found 2 design units, including 2 entities, in source file src/APP_TIMER/TIMER_APP.v
    Info (12023): Found entity 1: TIMER_APP File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 1
    Info (12023): Found entity 2: HEX_SEG_7 File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 166
Warning (12019): Can't analyze file -- file src/APP_TIMER/HEX_SEG_7.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf
    Info (12023): Found entity 1: APP_IO_EXPANDER
Warning (10229): Verilog HDL Expression warning at CLIENT_MCP23S17.v(59): truncated literal to match 5 bits File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 59
Info (12021): Found 3 design units, including 3 entities, in source file src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v
    Info (12023): Found entity 1: CLIENT_MCP23S17 File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 3
    Info (12023): Found entity 2: SHIFTER_24_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 217
    Info (12023): Found entity 3: SPI_INP_FILTER_CLIENT File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 365
Info (12021): Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v
    Info (12023): Found entity 1: IO16_VERILOG File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf
    Info (12023): Found entity 1: BLOCK_DIAGRAM_START
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/TEST/TEST.v
    Info (12023): Found entity 1: TEST File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v
    Info (12023): Found entity 1: QUADRATUR_ENCODER File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 2
    Info (12023): Found entity 2: ENC_INP_FILTER File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v
    Info (12023): Found entity 1: QUADRATUR_ENCODER_SIMPLE File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v Line: 1
Warning (12019): Can't analyze file -- file MAX1000_SPI.bdf is missing
Warning (12019): Can't analyze file -- file src/BASIS/VERILOG/DEMO/DEMO.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/DEMO/DEMO.v
    Info (12023): Found entity 1: DEMO File: /home/mschwarz/fhnw/pro5/fpga/src/DEMO/DEMO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MAX1000_DEMO.bdf
    Info (12023): Found entity 1: MAX1000_DEMO
Info (12021): Found 2 design units, including 2 entities, in source file src/DEMO/ZUWEISUNG_SPI_DEMO.v
    Info (12023): Found entity 1: DATA_IN_VAR_RPI_DEMO File: /home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v Line: 2
    Info (12023): Found entity 2: DATA_OUT_VAR_RPI_DEMO File: /home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823_OFF.v
    Info (12023): Found entity 1: RGB_PL9823_OFF File: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_OFF.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for "SPI_CS_OUT" File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at CLIENT_MCP23S17.v(56): created implicit net for "spi_miso_filter" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 56
Info (12127): Elaborating entity "MAX1000" for the top level hierarchy
Warning (275008): Primitive "GND" of instance "inst11" not used
Warning (275008): Primitive "VCC" of instance "inst5" not used
Warning (275008): Primitive "GND" of instance "inst6" not used
Info (12128): Elaborating entity "AC_MOTOR_COMPARATOR" for hierarchy "AC_MOTOR_COMPARATOR:comp1"
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_COMPARATOR.v(41): truncated value with size 25 to match size of target (24) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v Line: 41
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_COMPARATOR.v(43): truncated value with size 32 to match size of target (3) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v Line: 43
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v Line: 90
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v Line: 90
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "6"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated" File: /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "AC_MOTOR_TRIANGLE" for hierarchy "AC_MOTOR_TRIANGLE:triangle"
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(55): truncated value with size 32 to match size of target (2) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v Line: 55
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(64): truncated value with size 32 to match size of target (25) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v Line: 64
Info (12128): Elaborating entity "AC_MOTOR_CONTROL" for hierarchy "AC_MOTOR_CONTROL:control"
Warning (10036): Verilog HDL or VHDL warning at AC_MOTOR_CONTROL.v(10): object "power_int" assigned a value but never read File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 10
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(13): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 13
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(17): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 17
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(18): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v Line: 18
Info (12128): Elaborating entity "AC_MOTOR_SINE" for hierarchy "AC_MOTOR_SINE:sine"
Warning (10999): Verilog HDL warning at AC_MOTOR_SINE.v(40): can't infer memory for variable 'sine' with attribute '"M9K"'. File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 40
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(43): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 43
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(50): truncated value with size 14 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 50
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(51): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 51
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(52): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 52
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(53): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 53
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(55): truncated value with size 14 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 55
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(56): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 56
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(57): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 57
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(58): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 58
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(60): truncated value with size 14 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 60
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(61): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 61
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(62): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 62
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(63): truncated value with size 32 to match size of target (9) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 63
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(66): truncated value with size 32 to match size of target (3) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 66
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(69): truncated value with size 32 to match size of target (3) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 69
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(72): truncated value with size 32 to match size of target (3) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 72
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(78): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 78
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(80): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 80
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(82): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 82
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(86): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 86
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(111): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 111
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(112): truncated value with size 32 to match size of target (14) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 112
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(113): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 113
Warning (10230): Verilog HDL assignment warning at AC_MOTOR_SINE.v(114): truncated value with size 32 to match size of target (13) File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 114
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "AC_MOTOR_SINE:sine|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAX1000.MAX10000.rtl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AC_MOTOR_SINE:sine|Mult3" File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 103
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AC_MOTOR_SINE:sine|Mult0" File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 97
Info (12130): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "AC_MOTOR_SINE:sine|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAX1000.MAX10000.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1hu.tdf
    Info (12023): Found entity 1: altsyncram_1hu File: /home/mschwarz/fhnw/pro5/fpga/db/altsyncram_1hu.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult3" File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 103
Info (12133): Instantiated megafunction "AC_MOTOR_SINE:sine|lpm_mult:Mult3" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 103
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mgs.tdf
    Info (12023): Found entity 1: mult_mgs File: /home/mschwarz/fhnw/pro5/fpga/db/mult_mgs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0" File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 97
Info (12133): Instantiated megafunction "AC_MOTOR_SINE:sine|lpm_mult:Mult0" with the following parameter: File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR_SINE.v Line: 97
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "2"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 323
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 298
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 396
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf
    Info (12023): Found entity 1: add_sub_hrg File: /home/mschwarz/fhnw/pro5/fpga/db/add_sub_hrg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030", which is child of megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 958
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032", which is child of megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 970
Info (12131): Elaborated megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "AC_MOTOR_SINE:sine|lpm_mult:Mult0" File: /home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "L6234_IN3" is stuck at GND
    Warning (13410): Pin "L6234_EN3" is stuck at GND
    Warning (13410): Pin "L6234_EN1" is stuck at VCC
    Warning (13410): Pin "L6234_EN2" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 294 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 273 logic cells
    Info (21064): Implemented 11 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 1234 megabytes
    Info: Processing ended: Mon Feb  4 20:12:05 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg.


