// Seed: 3253529777
module module_0;
  uwire id_1 = -1;
  wire  id_2;
  genvar id_3;
  assign id_2 = id_3[-1];
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output logic id_3
    , id_16,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    input uwire id_7,
    input wand id_8,
    output tri id_9,
    input wand id_10,
    input tri1 id_11,
    input wand id_12,
    output supply1 id_13,
    output tri1 id_14
    , id_17
);
  final begin : LABEL_0
    id_3 <= id_12 / 1;
  end
  timeunit 1ps;
  module_0 modCall_1 ();
endmodule
