# Reading pref.tcl
# do Lab12_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/lucca/Projetos 3 semestre/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12/muxdff.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:01 on May 26,2025
# vcom -reportprogress 300 -93 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12/muxdff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity muxdff
# -- Compiling architecture Behavior of muxdff
# End time: 16:47:01 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12/backpack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:01 on May 26,2025
# vcom -reportprogress 300 -93 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12/backpack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package backpack
# End time: 16:47:01 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12/Lab12.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:01 on May 26,2025
# vcom -reportprogress 300 -93 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12/Lab12.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package backpack
# -- Compiling entity Lab12
# -- Compiling architecture flipflop of Lab12
# End time: 16:47:01 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.muxdff
# vsim work.muxdff 
# Start time: 16:47:06 on May 26,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.muxdff(behavior)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/muxdff/Clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 500ps sim:/muxdff/Sel
wave modify -driver freeze -pattern constant -value 1 -starttime 500ps -endtime 1000ps Edit:/muxdff/Sel
wave create -driver freeze -pattern counter -startvalue 0 -endvalue 1 -type Range -direction Up -period 50ps -step 1 -repeat forever -starttime 0ps -endtime 1000ps sim:/muxdff/D0
wave modify -driver freeze -pattern counter -startvalue 0 -endvalue 1 -type Range -direction Up -period 100ps -step 1 -repeat forever -starttime 0ps -endtime 1000ps Edit:/muxdff/D0
wave create -driver freeze -pattern counter -startvalue 1 -endvalue 0 -type Range -direction Down -period 100ps -step 1 -repeat forever -starttime 0ps -endtime 1000ps sim:/muxdff/D1
add wave -position end  sim:/muxdff/Q
run
# End time: 16:52:01 on May 26,2025, Elapsed time: 0:04:55
# Errors: 0, Warnings: 0
