$date
	Tue Aug 23 09:23:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module exercise1i_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module test $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & x1 $end
$var wire 1 ' x2 $end
$var wire 1 ( x3 $end
$var wire 1 ) x4 $end
$var wire 1 * x5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1)
1*
1%
#20
0!
0(
0)
1'
0%
1$
#30
1%
#40
1(
0*
0'
0%
0$
1#
#50
1!
1)
1*
1%
#60
0!
0(
0)
1'
0%
1$
#70
1%
#80
1(
0*
0'
0%
0$
0#
1"
#90
1!
1)
1*
1%
#100
0!
0(
0)
1'
0%
1$
#110
1%
#120
1&
0%
0$
1#
#130
1%
#140
0%
1$
#150
1%
#160
