
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000604  00800100  000034c0  00003554  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000034c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000127  00800704  00800704  00003b58  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00003b58  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00004224  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c0  00000000  00000000  000042b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005bbe  00000000  00000000  00004570  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000016ce  00000000  00000000  0000a12e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001eec  00000000  00000000  0000b7fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ce4  00000000  00000000  0000d6e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000018c8  00000000  00000000  0000e3cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000346b  00000000  00000000  0000fc94  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7f 01 	jmp	0x2fe	; 0x2fe <__ctors_end>
       4:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       8:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      10:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      14:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      18:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      1c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      20:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      24:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      28:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      2c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      30:	0c 94 7b 18 	jmp	0x30f6	; 0x30f6 <__vector_12>
      34:	0c 94 a8 18 	jmp	0x3150	; 0x3150 <__vector_13>
      38:	0c 94 d5 18 	jmp	0x31aa	; 0x31aa <__vector_14>
      3c:	0c 94 89 19 	jmp	0x3312	; 0x3312 <__vector_15>
      40:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      44:	0c 94 55 18 	jmp	0x30aa	; 0x30aa <__vector_17>
      48:	0c 94 b9 03 	jmp	0x772	; 0x772 <__vector_18>
      4c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      50:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      54:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      58:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      5c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      60:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      64:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      68:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      6c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      70:	0c 94 02 19 	jmp	0x3204	; 0x3204 <__vector_28>
      74:	0c 94 2f 19 	jmp	0x325e	; 0x325e <__vector_29>
      78:	0c 94 5c 19 	jmp	0x32b8	; 0x32b8 <__vector_30>
      7c:	0c 94 93 19 	jmp	0x3326	; 0x3326 <__vector_31>
      80:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      84:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      88:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      8c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      90:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      94:	c8 0f       	add	r28, r24
      96:	d1 0f       	add	r29, r17
      98:	da 0f       	add	r29, r26
      9a:	ec 0f       	add	r30, r28
      9c:	e3 0f       	add	r30, r19
      9e:	f5 0f       	add	r31, r21
      a0:	fe 0f       	add	r31, r30
      a2:	07 10       	cpse	r0, r7
      a4:	10 10       	cpse	r1, r0
      a6:	27 11       	cpse	r18, r7
      a8:	19 10       	cpse	r1, r9
      aa:	27 11       	cpse	r18, r7
      ac:	27 11       	cpse	r18, r7
      ae:	27 11       	cpse	r18, r7
      b0:	27 11       	cpse	r18, r7
      b2:	27 11       	cpse	r18, r7
      b4:	27 11       	cpse	r18, r7
      b6:	27 11       	cpse	r18, r7
      b8:	27 11       	cpse	r18, r7
      ba:	27 11       	cpse	r18, r7
      bc:	27 11       	cpse	r18, r7
      be:	22 10       	cpse	r2, r2
      c0:	2b 10       	cpse	r2, r11
      c2:	34 10       	cpse	r3, r4
      c4:	3d 10       	cpse	r3, r13
      c6:	27 11       	cpse	r18, r7
      c8:	27 11       	cpse	r18, r7
      ca:	27 11       	cpse	r18, r7
      cc:	27 11       	cpse	r18, r7
      ce:	27 11       	cpse	r18, r7
      d0:	27 11       	cpse	r18, r7
      d2:	27 11       	cpse	r18, r7
      d4:	27 11       	cpse	r18, r7
      d6:	27 11       	cpse	r18, r7
      d8:	27 11       	cpse	r18, r7
      da:	27 11       	cpse	r18, r7
      dc:	27 11       	cpse	r18, r7
      de:	27 11       	cpse	r18, r7
      e0:	27 11       	cpse	r18, r7
      e2:	27 11       	cpse	r18, r7
      e4:	27 11       	cpse	r18, r7
      e6:	27 11       	cpse	r18, r7
      e8:	27 11       	cpse	r18, r7
      ea:	27 11       	cpse	r18, r7
      ec:	27 11       	cpse	r18, r7
      ee:	27 11       	cpse	r18, r7
      f0:	27 11       	cpse	r18, r7
      f2:	27 11       	cpse	r18, r7
      f4:	27 11       	cpse	r18, r7
      f6:	27 11       	cpse	r18, r7
      f8:	27 11       	cpse	r18, r7
      fa:	27 11       	cpse	r18, r7
      fc:	27 11       	cpse	r18, r7
      fe:	27 11       	cpse	r18, r7
     100:	27 11       	cpse	r18, r7
     102:	27 11       	cpse	r18, r7
     104:	27 11       	cpse	r18, r7
     106:	27 11       	cpse	r18, r7
     108:	27 11       	cpse	r18, r7
     10a:	27 11       	cpse	r18, r7
     10c:	27 11       	cpse	r18, r7
     10e:	27 11       	cpse	r18, r7
     110:	27 11       	cpse	r18, r7
     112:	27 11       	cpse	r18, r7
     114:	27 11       	cpse	r18, r7
     116:	27 11       	cpse	r18, r7
     118:	27 11       	cpse	r18, r7
     11a:	27 11       	cpse	r18, r7
     11c:	27 11       	cpse	r18, r7
     11e:	27 11       	cpse	r18, r7
     120:	27 11       	cpse	r18, r7
     122:	27 11       	cpse	r18, r7
     124:	27 11       	cpse	r18, r7
     126:	27 11       	cpse	r18, r7
     128:	27 11       	cpse	r18, r7
     12a:	27 11       	cpse	r18, r7
     12c:	27 11       	cpse	r18, r7
     12e:	27 11       	cpse	r18, r7
     130:	27 11       	cpse	r18, r7
     132:	27 11       	cpse	r18, r7
     134:	27 11       	cpse	r18, r7
     136:	46 10       	cpse	r4, r6
     138:	4f 10       	cpse	r4, r15
     13a:	27 11       	cpse	r18, r7
     13c:	27 11       	cpse	r18, r7
     13e:	27 11       	cpse	r18, r7
     140:	27 11       	cpse	r18, r7
     142:	27 11       	cpse	r18, r7
     144:	27 11       	cpse	r18, r7
     146:	27 11       	cpse	r18, r7
     148:	58 10       	cpse	r5, r8
     14a:	61 10       	cpse	r6, r1
     14c:	6a 10       	cpse	r6, r10
     14e:	73 10       	cpse	r7, r3
     150:	7c 10       	cpse	r7, r12
     152:	85 10       	cpse	r8, r5
     154:	8e 10       	cpse	r8, r14
     156:	97 10       	cpse	r9, r7
     158:	a0 10       	cpse	r10, r0
     15a:	a9 10       	cpse	r10, r9
     15c:	27 11       	cpse	r18, r7
     15e:	b2 10       	cpse	r11, r2
     160:	bb 10       	cpse	r11, r11
     162:	c4 10       	cpse	r12, r4
     164:	cd 10       	cpse	r12, r13
     166:	d6 10       	cpse	r13, r6
     168:	df 10       	cpse	r13, r15
     16a:	e8 10       	cpse	r14, r8
     16c:	f1 10       	cpse	r15, r1
     16e:	27 11       	cpse	r18, r7
     170:	27 11       	cpse	r18, r7
     172:	27 11       	cpse	r18, r7
     174:	27 11       	cpse	r18, r7
     176:	27 11       	cpse	r18, r7
     178:	27 11       	cpse	r18, r7
     17a:	27 11       	cpse	r18, r7
     17c:	27 11       	cpse	r18, r7
     17e:	27 11       	cpse	r18, r7
     180:	27 11       	cpse	r18, r7
     182:	27 11       	cpse	r18, r7
     184:	27 11       	cpse	r18, r7
     186:	27 11       	cpse	r18, r7
     188:	27 11       	cpse	r18, r7
     18a:	27 11       	cpse	r18, r7
     18c:	27 11       	cpse	r18, r7
     18e:	27 11       	cpse	r18, r7
     190:	27 11       	cpse	r18, r7
     192:	27 11       	cpse	r18, r7
     194:	27 11       	cpse	r18, r7
     196:	27 11       	cpse	r18, r7
     198:	27 11       	cpse	r18, r7
     19a:	27 11       	cpse	r18, r7
     19c:	27 11       	cpse	r18, r7
     19e:	27 11       	cpse	r18, r7
     1a0:	27 11       	cpse	r18, r7
     1a2:	27 11       	cpse	r18, r7
     1a4:	27 11       	cpse	r18, r7
     1a6:	27 11       	cpse	r18, r7
     1a8:	27 11       	cpse	r18, r7
     1aa:	27 11       	cpse	r18, r7
     1ac:	27 11       	cpse	r18, r7
     1ae:	27 11       	cpse	r18, r7
     1b0:	27 11       	cpse	r18, r7
     1b2:	27 11       	cpse	r18, r7
     1b4:	27 11       	cpse	r18, r7
     1b6:	27 11       	cpse	r18, r7
     1b8:	27 11       	cpse	r18, r7
     1ba:	27 11       	cpse	r18, r7
     1bc:	27 11       	cpse	r18, r7
     1be:	27 11       	cpse	r18, r7
     1c0:	27 11       	cpse	r18, r7
     1c2:	27 11       	cpse	r18, r7
     1c4:	27 11       	cpse	r18, r7
     1c6:	27 11       	cpse	r18, r7
     1c8:	27 11       	cpse	r18, r7
     1ca:	27 11       	cpse	r18, r7
     1cc:	27 11       	cpse	r18, r7
     1ce:	27 11       	cpse	r18, r7
     1d0:	27 11       	cpse	r18, r7
     1d2:	27 11       	cpse	r18, r7
     1d4:	27 11       	cpse	r18, r7
     1d6:	27 11       	cpse	r18, r7
     1d8:	27 11       	cpse	r18, r7
     1da:	27 11       	cpse	r18, r7
     1dc:	27 11       	cpse	r18, r7
     1de:	27 11       	cpse	r18, r7
     1e0:	27 11       	cpse	r18, r7
     1e2:	27 11       	cpse	r18, r7
     1e4:	27 11       	cpse	r18, r7
     1e6:	27 11       	cpse	r18, r7
     1e8:	27 11       	cpse	r18, r7
     1ea:	27 11       	cpse	r18, r7
     1ec:	27 11       	cpse	r18, r7
     1ee:	27 11       	cpse	r18, r7
     1f0:	27 11       	cpse	r18, r7
     1f2:	27 11       	cpse	r18, r7
     1f4:	27 11       	cpse	r18, r7
     1f6:	27 11       	cpse	r18, r7
     1f8:	27 11       	cpse	r18, r7
     1fa:	27 11       	cpse	r18, r7
     1fc:	27 11       	cpse	r18, r7
     1fe:	27 11       	cpse	r18, r7
     200:	27 11       	cpse	r18, r7
     202:	27 11       	cpse	r18, r7
     204:	27 11       	cpse	r18, r7
     206:	27 11       	cpse	r18, r7
     208:	27 11       	cpse	r18, r7
     20a:	27 11       	cpse	r18, r7
     20c:	27 11       	cpse	r18, r7
     20e:	27 11       	cpse	r18, r7
     210:	27 11       	cpse	r18, r7
     212:	27 11       	cpse	r18, r7
     214:	27 11       	cpse	r18, r7
     216:	27 11       	cpse	r18, r7
     218:	27 11       	cpse	r18, r7
     21a:	27 11       	cpse	r18, r7
     21c:	27 11       	cpse	r18, r7
     21e:	27 11       	cpse	r18, r7
     220:	27 11       	cpse	r18, r7
     222:	27 11       	cpse	r18, r7
     224:	27 11       	cpse	r18, r7
     226:	fa 10       	cpse	r15, r10
     228:	03 11       	cpse	r16, r3
     22a:	0c 11       	cpse	r16, r12
     22c:	15 11       	cpse	r17, r5
     22e:	27 11       	cpse	r18, r7
     230:	27 11       	cpse	r18, r7
     232:	27 11       	cpse	r18, r7
     234:	27 11       	cpse	r18, r7
     236:	27 11       	cpse	r18, r7
     238:	27 11       	cpse	r18, r7
     23a:	27 11       	cpse	r18, r7
     23c:	27 11       	cpse	r18, r7
     23e:	27 11       	cpse	r18, r7
     240:	27 11       	cpse	r18, r7
     242:	27 11       	cpse	r18, r7
     244:	27 11       	cpse	r18, r7
     246:	27 11       	cpse	r18, r7
     248:	27 11       	cpse	r18, r7
     24a:	27 11       	cpse	r18, r7
     24c:	27 11       	cpse	r18, r7
     24e:	27 11       	cpse	r18, r7
     250:	27 11       	cpse	r18, r7
     252:	27 11       	cpse	r18, r7
     254:	27 11       	cpse	r18, r7
     256:	27 11       	cpse	r18, r7
     258:	27 11       	cpse	r18, r7
     25a:	27 11       	cpse	r18, r7
     25c:	27 11       	cpse	r18, r7
     25e:	27 11       	cpse	r18, r7
     260:	27 11       	cpse	r18, r7
     262:	27 11       	cpse	r18, r7
     264:	27 11       	cpse	r18, r7
     266:	27 11       	cpse	r18, r7
     268:	27 11       	cpse	r18, r7
     26a:	27 11       	cpse	r18, r7
     26c:	27 11       	cpse	r18, r7
     26e:	27 11       	cpse	r18, r7
     270:	27 11       	cpse	r18, r7
     272:	27 11       	cpse	r18, r7
     274:	27 11       	cpse	r18, r7
     276:	27 11       	cpse	r18, r7
     278:	27 11       	cpse	r18, r7
     27a:	27 11       	cpse	r18, r7
     27c:	27 11       	cpse	r18, r7
     27e:	27 11       	cpse	r18, r7
     280:	27 11       	cpse	r18, r7
     282:	27 11       	cpse	r18, r7
     284:	27 11       	cpse	r18, r7
     286:	27 11       	cpse	r18, r7
     288:	27 11       	cpse	r18, r7
     28a:	27 11       	cpse	r18, r7
     28c:	27 11       	cpse	r18, r7
     28e:	27 11       	cpse	r18, r7
     290:	27 11       	cpse	r18, r7
     292:	1e 11       	cpse	r17, r14
     294:	1f 13       	cpse	r17, r31
     296:	67 13       	cpse	r22, r23
     298:	73 13       	cpse	r23, r19
     29a:	81 13       	cpse	r24, r17
     29c:	8f 13       	cpse	r24, r31
     29e:	a8 13       	cpse	r26, r24
     2a0:	9b 13       	cpse	r25, r27
     2a2:	c1 13       	cpse	r28, r17
     2a4:	b5 13       	cpse	r27, r21
     2a6:	cd 13       	cpse	r28, r29
     2a8:	d9 13       	cpse	r29, r25
     2aa:	41 13       	cpse	r20, r17
     2ac:	2a 13       	cpse	r18, r26
     2ae:	f8 13       	cpse	r31, r24
     2b0:	04 14       	cp	r0, r4
     2b2:	0f 14       	cp	r0, r15
     2b4:	0f 14       	cp	r0, r15
     2b6:	0f 14       	cp	r0, r15
     2b8:	0f 14       	cp	r0, r15
     2ba:	0f 14       	cp	r0, r15
     2bc:	0f 14       	cp	r0, r15
     2be:	0f 14       	cp	r0, r15
     2c0:	0f 14       	cp	r0, r15
     2c2:	0f 14       	cp	r0, r15
     2c4:	0f 14       	cp	r0, r15
     2c6:	0f 14       	cp	r0, r15
     2c8:	0f 14       	cp	r0, r15
     2ca:	0f 14       	cp	r0, r15
     2cc:	0f 14       	cp	r0, r15
     2ce:	0f 14       	cp	r0, r15
     2d0:	0f 14       	cp	r0, r15
     2d2:	0f 14       	cp	r0, r15
     2d4:	0f 14       	cp	r0, r15
     2d6:	0f 14       	cp	r0, r15
     2d8:	0f 14       	cp	r0, r15
     2da:	0f 14       	cp	r0, r15
     2dc:	0f 14       	cp	r0, r15
     2de:	0f 14       	cp	r0, r15
     2e0:	0f 14       	cp	r0, r15
     2e2:	0f 14       	cp	r0, r15
     2e4:	0f 14       	cp	r0, r15
     2e6:	0f 14       	cp	r0, r15
     2e8:	0f 14       	cp	r0, r15
     2ea:	0f 14       	cp	r0, r15
     2ec:	0f 14       	cp	r0, r15
     2ee:	0f 14       	cp	r0, r15
     2f0:	0f 14       	cp	r0, r15
     2f2:	0f 14       	cp	r0, r15
     2f4:	0f 14       	cp	r0, r15
     2f6:	0f 14       	cp	r0, r15
     2f8:	0f 14       	cp	r0, r15
     2fa:	e5 13       	cpse	r30, r21
     2fc:	f1 13       	cpse	r31, r17

000002fe <__ctors_end>:
     2fe:	11 24       	eor	r1, r1
     300:	1f be       	out	0x3f, r1	; 63
     302:	cf ef       	ldi	r28, 0xFF	; 255
     304:	d8 e0       	ldi	r29, 0x08	; 8
     306:	de bf       	out	0x3e, r29	; 62
     308:	cd bf       	out	0x3d, r28	; 61

0000030a <__do_copy_data>:
     30a:	17 e0       	ldi	r17, 0x07	; 7
     30c:	a0 e0       	ldi	r26, 0x00	; 0
     30e:	b1 e0       	ldi	r27, 0x01	; 1
     310:	e0 ec       	ldi	r30, 0xC0	; 192
     312:	f4 e3       	ldi	r31, 0x34	; 52
     314:	02 c0       	rjmp	.+4      	; 0x31a <__do_copy_data+0x10>
     316:	05 90       	lpm	r0, Z+
     318:	0d 92       	st	X+, r0
     31a:	a4 30       	cpi	r26, 0x04	; 4
     31c:	b1 07       	cpc	r27, r17
     31e:	d9 f7       	brne	.-10     	; 0x316 <__do_copy_data+0xc>

00000320 <__do_clear_bss>:
     320:	18 e0       	ldi	r17, 0x08	; 8
     322:	a4 e0       	ldi	r26, 0x04	; 4
     324:	b7 e0       	ldi	r27, 0x07	; 7
     326:	01 c0       	rjmp	.+2      	; 0x32a <.do_clear_bss_start>

00000328 <.do_clear_bss_loop>:
     328:	1d 92       	st	X+, r1

0000032a <.do_clear_bss_start>:
     32a:	ab 32       	cpi	r26, 0x2B	; 43
     32c:	b1 07       	cpc	r27, r17
     32e:	e1 f7       	brne	.-8      	; 0x328 <.do_clear_bss_loop>
     330:	0e 94 9e 01 	call	0x33c	; 0x33c <main>
     334:	0c 94 5e 1a 	jmp	0x34bc	; 0x34bc <_exit>

00000338 <__bad_interrupt>:
     338:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000033c <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
     33c:	0e 94 b3 17 	call	0x2f66	; 0x2f66 <main_init>
	
	while(1){	
		wdt_reset();
     340:	a8 95       	wdr
		EventHandleEvent();
     342:	0e 94 01 16 	call	0x2c02	; 0x2c02 <EventHandleEvent>
     346:	fc cf       	rjmp	.-8      	; 0x340 <main+0x4>

00000348 <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
     348:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
     34a:	92 95       	swap	r25
     34c:	9f 70       	andi	r25, 0x0F	; 15
     34e:	90 fd       	sbrc	r25, 0
     350:	0b c0       	rjmp	.+22     	; 0x368 <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
     352:	e8 2f       	mov	r30, r24
     354:	f0 e0       	ldi	r31, 0x00	; 0
     356:	ee 0f       	add	r30, r30
     358:	ff 1f       	adc	r31, r31
     35a:	ee 0f       	add	r30, r30
     35c:	ff 1f       	adc	r31, r31
     35e:	e9 56       	subi	r30, 0x69	; 105
     360:	f8 4f       	sbci	r31, 0xF8	; 248
     362:	91 e0       	ldi	r25, 0x01	; 1
     364:	90 83       	st	Z, r25
     366:	09 c0       	rjmp	.+18     	; 0x37a <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
     368:	e8 2f       	mov	r30, r24
     36a:	f0 e0       	ldi	r31, 0x00	; 0
     36c:	ee 0f       	add	r30, r30
     36e:	ff 1f       	adc	r31, r31
     370:	ee 0f       	add	r30, r30
     372:	ff 1f       	adc	r31, r31
     374:	e9 56       	subi	r30, 0x69	; 105
     376:	f8 4f       	sbci	r31, 0xF8	; 248
     378:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     37a:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     37c:	92 95       	swap	r25
     37e:	96 95       	lsr	r25
     380:	97 70       	andi	r25, 0x07	; 7
     382:	90 fd       	sbrc	r25, 0
     384:	0b c0       	rjmp	.+22     	; 0x39c <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     386:	e8 2f       	mov	r30, r24
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	ee 0f       	add	r30, r30
     38c:	ff 1f       	adc	r31, r31
     38e:	ee 0f       	add	r30, r30
     390:	ff 1f       	adc	r31, r31
     392:	e9 56       	subi	r30, 0x69	; 105
     394:	f8 4f       	sbci	r31, 0xF8	; 248
     396:	91 e0       	ldi	r25, 0x01	; 1
     398:	91 83       	std	Z+1, r25	; 0x01
     39a:	09 c0       	rjmp	.+18     	; 0x3ae <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     39c:	e8 2f       	mov	r30, r24
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	ee 0f       	add	r30, r30
     3a2:	ff 1f       	adc	r31, r31
     3a4:	ee 0f       	add	r30, r30
     3a6:	ff 1f       	adc	r31, r31
     3a8:	e9 56       	subi	r30, 0x69	; 105
     3aa:	f8 4f       	sbci	r31, 0xF8	; 248
     3ac:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     3ae:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     3b0:	92 95       	swap	r25
     3b2:	96 95       	lsr	r25
     3b4:	96 95       	lsr	r25
     3b6:	93 70       	andi	r25, 0x03	; 3
     3b8:	90 fd       	sbrc	r25, 0
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     3bc:	e8 2f       	mov	r30, r24
     3be:	f0 e0       	ldi	r31, 0x00	; 0
     3c0:	ee 0f       	add	r30, r30
     3c2:	ff 1f       	adc	r31, r31
     3c4:	ee 0f       	add	r30, r30
     3c6:	ff 1f       	adc	r31, r31
     3c8:	e9 56       	subi	r30, 0x69	; 105
     3ca:	f8 4f       	sbci	r31, 0xF8	; 248
     3cc:	91 e0       	ldi	r25, 0x01	; 1
     3ce:	92 83       	std	Z+2, r25	; 0x02
     3d0:	09 c0       	rjmp	.+18     	; 0x3e4 <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     3d2:	e8 2f       	mov	r30, r24
     3d4:	f0 e0       	ldi	r31, 0x00	; 0
     3d6:	ee 0f       	add	r30, r30
     3d8:	ff 1f       	adc	r31, r31
     3da:	ee 0f       	add	r30, r30
     3dc:	ff 1f       	adc	r31, r31
     3de:	e9 56       	subi	r30, 0x69	; 105
     3e0:	f8 4f       	sbci	r31, 0xF8	; 248
     3e2:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     3e4:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     3e6:	96 95       	lsr	r25
     3e8:	96 95       	lsr	r25
     3ea:	96 95       	lsr	r25
     3ec:	90 fd       	sbrc	r25, 0
     3ee:	0b c0       	rjmp	.+22     	; 0x406 <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     3f0:	e8 2f       	mov	r30, r24
     3f2:	f0 e0       	ldi	r31, 0x00	; 0
     3f4:	ee 0f       	add	r30, r30
     3f6:	ff 1f       	adc	r31, r31
     3f8:	ee 0f       	add	r30, r30
     3fa:	ff 1f       	adc	r31, r31
     3fc:	e9 56       	subi	r30, 0x69	; 105
     3fe:	f8 4f       	sbci	r31, 0xF8	; 248
     400:	81 e0       	ldi	r24, 0x01	; 1
     402:	83 83       	std	Z+3, r24	; 0x03
     404:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     406:	e8 2f       	mov	r30, r24
     408:	f0 e0       	ldi	r31, 0x00	; 0
     40a:	ee 0f       	add	r30, r30
     40c:	ff 1f       	adc	r31, r31
     40e:	ee 0f       	add	r30, r30
     410:	ff 1f       	adc	r31, r31
     412:	e9 56       	subi	r30, 0x69	; 105
     414:	f8 4f       	sbci	r31, 0xF8	; 248
     416:	13 82       	std	Z+3, r1	; 0x03
     418:	08 95       	ret

0000041a <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     41a:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     41c:	76 9a       	sbi	0x0e, 6	; 14
}
     41e:	08 95       	ret

00000420 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     420:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     422:	77 9a       	sbi	0x0e, 7	; 14
}
     424:	08 95       	ret

00000426 <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     426:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     428:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     42a:	08 95       	ret

0000042c <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     42c:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     42e:	6e 9a       	sbi	0x0d, 6	; 13
}
     430:	08 95       	ret

00000432 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     432:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     434:	6f 9a       	sbi	0x0d, 7	; 13
}
     436:	08 95       	ret

00000438 <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     438:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     43a:	24 9a       	sbi	0x04, 4	; 4

}
     43c:	08 95       	ret

0000043e <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     43e:	80 91 b9 07 	lds	r24, 0x07B9
     442:	88 23       	and	r24, r24
     444:	21 f0       	breq	.+8      	; 0x44e <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     446:	10 92 b9 07 	sts	0x07B9, r1
		display_down();
     44a:	0e 94 61 14 	call	0x28c2	; 0x28c2 <display_down>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     44e:	80 91 b8 07 	lds	r24, 0x07B8
     452:	88 23       	and	r24, r24
     454:	21 f0       	breq	.+8      	; 0x45e <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     456:	10 92 b8 07 	sts	0x07B8, r1
		display_up();		
     45a:	0e 94 43 14 	call	0x2886	; 0x2886 <display_up>
	}
	
	
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TV]){
     45e:	80 91 a1 07 	lds	r24, 0x07A1
     462:	88 23       	and	r24, r24
     464:	21 f0       	breq	.+8      	; 0x46e <buttons_react+0x30>
		led_set(LED_ID_TC);
     466:	85 e0       	ldi	r24, 0x05	; 5
     468:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
     46c:	03 c0       	rjmp	.+6      	; 0x474 <buttons_react+0x36>
	}else{
		led_clear(LED_ID_TC);
     46e:	85 e0       	ldi	r24, 0x05	; 5
     470:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
	}
	if(button_state[BUTTON_ID_TC]){
     474:	80 91 9d 07 	lds	r24, 0x079D
     478:	88 23       	and	r24, r24
     47a:	21 f0       	breq	.+8      	; 0x484 <buttons_react+0x46>
		led_set(LED_ID_TV);
     47c:	86 e0       	ldi	r24, 0x06	; 6
     47e:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
     482:	03 c0       	rjmp	.+6      	; 0x48a <buttons_react+0x4c>
	}else{
		led_clear(LED_ID_TV);
     484:	86 e0       	ldi	r24, 0x06	; 6
     486:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     48a:	80 91 9a 07 	lds	r24, 0x079A
     48e:	88 23       	and	r24, r24
     490:	21 f0       	breq	.+8      	; 0x49a <buttons_react+0x5c>
		led_set(LED_ID_RECUP);
     492:	87 e0       	ldi	r24, 0x07	; 7
     494:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
     498:	03 c0       	rjmp	.+6      	; 0x4a0 <buttons_react+0x62>
	}else{
		led_clear(LED_ID_RECUP);
     49a:	87 e0       	ldi	r24, 0x07	; 7
     49c:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     4a0:	80 91 a2 07 	lds	r24, 0x07A2
     4a4:	88 23       	and	r24, r24
     4a6:	21 f0       	breq	.+8      	; 0x4b0 <buttons_react+0x72>
		led_set(LED_ID_KOBI);
     4a8:	88 e0       	ldi	r24, 0x08	; 8
     4aa:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
     4ae:	03 c0       	rjmp	.+6      	; 0x4b6 <buttons_react+0x78>
	}else{
		led_clear(LED_ID_KOBI);
     4b0:	88 e0       	ldi	r24, 0x08	; 8
     4b2:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     4b6:	80 91 9e 07 	lds	r24, 0x079E
     4ba:	88 23       	and	r24, r24
     4bc:	21 f0       	breq	.+8      	; 0x4c6 <buttons_react+0x88>
		led_set(LED_ID_AD);
     4be:	89 e0       	ldi	r24, 0x09	; 9
     4c0:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
     4c4:	03 c0       	rjmp	.+6      	; 0x4cc <buttons_react+0x8e>
	}else{
		led_clear(LED_ID_AD);
     4c6:	89 e0       	ldi	r24, 0x09	; 9
     4c8:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     4cc:	80 91 98 07 	lds	r24, 0x0798
     4d0:	88 23       	and	r24, r24
     4d2:	19 f0       	breq	.+6      	; 0x4da <buttons_react+0x9c>
		radio_on();
     4d4:	0e 94 dd 17 	call	0x2fba	; 0x2fba <radio_on>
     4d8:	02 c0       	rjmp	.+4      	; 0x4de <buttons_react+0xa0>
	}else{
		radio_off();
     4da:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <radio_off>
	}		
		
		
	
	
	button_key1=0;
     4de:	10 92 05 07 	sts	0x0705, r1
	if(button_state[BUTTON_ID_TMS]){
     4e2:	80 91 99 07 	lds	r24, 0x0799
     4e6:	88 23       	and	r24, r24
     4e8:	19 f0       	breq	.+6      	; 0x4f0 <buttons_react+0xb2>
		button_key1|=1;
     4ea:	81 e0       	ldi	r24, 0x01	; 1
     4ec:	80 93 05 07 	sts	0x0705, r24
	}
	if(button_state[BUTTON_ID_TV]){
     4f0:	80 91 a1 07 	lds	r24, 0x07A1
     4f4:	88 23       	and	r24, r24
     4f6:	29 f0       	breq	.+10     	; 0x502 <buttons_react+0xc4>
		button_key1|=1<<1;
     4f8:	80 91 05 07 	lds	r24, 0x0705
     4fc:	82 60       	ori	r24, 0x02	; 2
     4fe:	80 93 05 07 	sts	0x0705, r24
	}
	if(button_state[BUTTON_ID_TC]){
     502:	80 91 9d 07 	lds	r24, 0x079D
     506:	88 23       	and	r24, r24
     508:	29 f0       	breq	.+10     	; 0x514 <buttons_react+0xd6>
		button_key1|=1<<2;
     50a:	80 91 05 07 	lds	r24, 0x0705
     50e:	84 60       	ori	r24, 0x04	; 4
     510:	80 93 05 07 	sts	0x0705, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     514:	80 91 9a 07 	lds	r24, 0x079A
     518:	88 23       	and	r24, r24
     51a:	29 f0       	breq	.+10     	; 0x526 <buttons_react+0xe8>
		button_key1|=1<<3;
     51c:	80 91 05 07 	lds	r24, 0x0705
     520:	88 60       	ori	r24, 0x08	; 8
     522:	80 93 05 07 	sts	0x0705, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     526:	80 91 9e 07 	lds	r24, 0x079E
     52a:	88 23       	and	r24, r24
     52c:	29 f0       	breq	.+10     	; 0x538 <buttons_react+0xfa>
		button_key1|=1<<4;
     52e:	80 91 05 07 	lds	r24, 0x0705
     532:	80 61       	ori	r24, 0x10	; 16
     534:	80 93 05 07 	sts	0x0705, r24
	}
	if(button_state[BUTTON_ID_AD]){
     538:	80 91 a2 07 	lds	r24, 0x07A2
     53c:	88 23       	and	r24, r24
     53e:	29 f0       	breq	.+10     	; 0x54a <buttons_react+0x10c>
		button_key1|=1<<5;
     540:	80 91 05 07 	lds	r24, 0x0705
     544:	80 62       	ori	r24, 0x20	; 32
     546:	80 93 05 07 	sts	0x0705, r24
	}
	
	button_key2=0;
     54a:	10 92 04 07 	sts	0x0704, r1
	
	if(button_state[BUTTON_ID_PLUS]){
     54e:	80 91 9b 07 	lds	r24, 0x079B
     552:	88 23       	and	r24, r24
     554:	19 f0       	breq	.+6      	; 0x55c <buttons_react+0x11e>
		button_key2|=1;
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	80 93 04 07 	sts	0x0704, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     55c:	80 91 9c 07 	lds	r24, 0x079C
     560:	88 23       	and	r24, r24
     562:	29 f0       	breq	.+10     	; 0x56e <buttons_react+0x130>
		button_key2|=1<<1;
     564:	80 91 04 07 	lds	r24, 0x0704
     568:	82 60       	ori	r24, 0x02	; 2
     56a:	80 93 04 07 	sts	0x0704, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     56e:	80 91 98 07 	lds	r24, 0x0798
     572:	88 23       	and	r24, r24
     574:	29 f0       	breq	.+10     	; 0x580 <buttons_react+0x142>
		button_key2|=1<<3;
     576:	80 91 04 07 	lds	r24, 0x0704
     57a:	88 60       	ori	r24, 0x08	; 8
     57c:	80 93 04 07 	sts	0x0704, r24
	}
		
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     580:	80 91 97 07 	lds	r24, 0x0797
     584:	88 23       	and	r24, r24
     586:	29 f0       	breq	.+10     	; 0x592 <buttons_react+0x154>
		button_key2|=1<<2;
     588:	80 91 04 07 	lds	r24, 0x0704
     58c:	84 60       	ori	r24, 0x04	; 4
     58e:	80 93 04 07 	sts	0x0704, r24
	}
	

	if(button_state[BUTTON_ID_UP]){
     592:	80 91 a0 07 	lds	r24, 0x07A0
     596:	88 23       	and	r24, r24
     598:	29 f0       	breq	.+10     	; 0x5a4 <buttons_react+0x166>
		button_key2|=1<<4;
     59a:	80 91 04 07 	lds	r24, 0x0704
     59e:	80 61       	ori	r24, 0x10	; 16
     5a0:	80 93 04 07 	sts	0x0704, r24
	}
	
	if(button_state[BUTTON_ID_DOWN]){
     5a4:	80 91 9f 07 	lds	r24, 0x079F
     5a8:	88 23       	and	r24, r24
     5aa:	29 f0       	breq	.+10     	; 0x5b6 <buttons_react+0x178>
		button_key2|=1<<5;
     5ac:	80 91 04 07 	lds	r24, 0x0704
     5b0:	80 62       	ori	r24, 0x20	; 32
     5b2:	80 93 04 07 	sts	0x0704, r24
     5b6:	08 95       	ret

000005b8 <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     5b8:	85 b7       	in	r24, 0x35	; 53
     5ba:	8f 7e       	andi	r24, 0xEF	; 239
     5bc:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     5be:	8d b1       	in	r24, 0x0d	; 13
     5c0:	8f 6b       	ori	r24, 0xBF	; 191
     5c2:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     5c4:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     5c6:	8d b1       	in	r24, 0x0d	; 13
     5c8:	8f 67       	ori	r24, 0x7F	; 127
     5ca:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     5cc:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     5ce:	84 b1       	in	r24, 0x04	; 4
     5d0:	8f 6e       	ori	r24, 0xEF	; 239
     5d2:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     5d4:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     5d6:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     5d8:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     5da:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     5dc:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     5de:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     5e0:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     5e2:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     5e4:	43 9a       	sbi	0x08, 3	; 8
     5e6:	ee eb       	ldi	r30, 0xBE	; 190
     5e8:	f7 e0       	ldi	r31, 0x07	; 7
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     5ea:	cf 01       	movw	r24, r30
     5ec:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     5ee:	21 e0       	ldi	r18, 0x01	; 1
     5f0:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     5f2:	e8 17       	cp	r30, r24
     5f4:	f9 07       	cpc	r31, r25
     5f6:	e1 f7       	brne	.-8      	; 0x5f0 <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     5f8:	08 95       	ret

000005fa <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     5fa:	cf 92       	push	r12
     5fc:	df 92       	push	r13
     5fe:	ef 92       	push	r14
     600:	ff 92       	push	r15
     602:	0f 93       	push	r16
     604:	1f 93       	push	r17
     606:	cf 93       	push	r28
     608:	df 93       	push	r29
		
		
	col1_input_high();
     60a:	cd e0       	ldi	r28, 0x0D	; 13
     60c:	d2 e0       	ldi	r29, 0x02	; 2
     60e:	fe 01       	movw	r30, r28
     610:	09 95       	icall
	col2_input_high();
     612:	00 e1       	ldi	r16, 0x10	; 16
     614:	12 e0       	ldi	r17, 0x02	; 2
     616:	f8 01       	movw	r30, r16
     618:	09 95       	icall
	col3_input_high();
     61a:	0f 2e       	mov	r0, r31
     61c:	f3 e1       	ldi	r31, 0x13	; 19
     61e:	ef 2e       	mov	r14, r31
     620:	f2 e0       	ldi	r31, 0x02	; 2
     622:	ff 2e       	mov	r15, r31
     624:	f0 2d       	mov	r31, r0
     626:	f7 01       	movw	r30, r14
     628:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     62a:	f8 01       	movw	r30, r16
     62c:	09 95       	icall
	col3_input_high();
     62e:	f7 01       	movw	r30, r14
     630:	09 95       	icall
	col1_low();
     632:	0e 94 16 02 	call	0x42c	; 0x42c <col1_low>
	
		
	button_read_col(0);
     636:	0f 2e       	mov	r0, r31
     638:	f4 ea       	ldi	r31, 0xA4	; 164
     63a:	cf 2e       	mov	r12, r31
     63c:	f1 e0       	ldi	r31, 0x01	; 1
     63e:	df 2e       	mov	r13, r31
     640:	f0 2d       	mov	r31, r0
     642:	80 e0       	ldi	r24, 0x00	; 0
     644:	90 e0       	ldi	r25, 0x00	; 0
     646:	f6 01       	movw	r30, r12
     648:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     64a:	fe 01       	movw	r30, r28
     64c:	09 95       	icall
	col3_input_high();
     64e:	f7 01       	movw	r30, r14
     650:	09 95       	icall
	col2_low();
     652:	0e 94 19 02 	call	0x432	; 0x432 <col2_low>
	
	button_read_col(1);
     656:	81 e0       	ldi	r24, 0x01	; 1
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	f6 01       	movw	r30, r12
     65c:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     65e:	fe 01       	movw	r30, r28
     660:	09 95       	icall
	col2_input_high();
     662:	f8 01       	movw	r30, r16
     664:	09 95       	icall
	col3_low();	
     666:	0e 94 1c 02 	call	0x438	; 0x438 <col3_low>
	
	button_read_col(2);
     66a:	82 e0       	ldi	r24, 0x02	; 2
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	f6 01       	movw	r30, r12
     670:	09 95       	icall
	
			
	col1_input_high();
     672:	fe 01       	movw	r30, r28
     674:	09 95       	icall
	col2_input_high();
     676:	f8 01       	movw	r30, r16
     678:	09 95       	icall
	col3_input_high();
     67a:	f7 01       	movw	r30, r14
     67c:	09 95       	icall
     67e:	e4 ea       	ldi	r30, 0xA4	; 164
     680:	f7 e0       	ldi	r31, 0x07	; 7
     682:	a7 e9       	ldi	r26, 0x97	; 151
     684:	b7 e0       	ldi	r27, 0x07	; 7
     686:	0e eb       	ldi	r16, 0xBE	; 190
     688:	17 e0       	ldi	r17, 0x07	; 7
     68a:	80 eb       	ldi	r24, 0xB0	; 176
     68c:	97 e0       	ldi	r25, 0x07	; 7
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     68e:	af 01       	movw	r20, r30
     690:	44 5f       	subi	r20, 0xF4	; 244
     692:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     694:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     696:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     698:	60 81       	ld	r22, Z
     69a:	66 23       	and	r22, r22
     69c:	59 f4       	brne	.+22     	; 0x6b4 <button_multiplex_cycle+0xba>
     69e:	6c 91       	ld	r22, X
     6a0:	61 30       	cpi	r22, 0x01	; 1
     6a2:	41 f4       	brne	.+16     	; 0x6b4 <button_multiplex_cycle+0xba>
     6a4:	e8 01       	movw	r28, r16
     6a6:	68 81       	ld	r22, Y
     6a8:	61 30       	cpi	r22, 0x01	; 1
     6aa:	81 f4       	brne	.+32     	; 0x6cc <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     6ac:	ec 01       	movw	r28, r24
     6ae:	78 83       	st	Y, r23
			button_released[i]=0;
     6b0:	e8 01       	movw	r28, r16
     6b2:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     6b4:	e9 01       	movw	r28, r18
     6b6:	28 81       	ld	r18, Y
     6b8:	21 30       	cpi	r18, 0x01	; 1
     6ba:	41 f4       	brne	.+16     	; 0x6cc <button_multiplex_cycle+0xd2>
     6bc:	2c 91       	ld	r18, X
     6be:	22 23       	and	r18, r18
     6c0:	29 f4       	brne	.+10     	; 0x6cc <button_multiplex_cycle+0xd2>
     6c2:	e8 01       	movw	r28, r16
     6c4:	28 81       	ld	r18, Y
     6c6:	22 23       	and	r18, r18
     6c8:	09 f4       	brne	.+2      	; 0x6cc <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     6ca:	78 83       	st	Y, r23
     6cc:	31 96       	adiw	r30, 0x01	; 1
     6ce:	11 96       	adiw	r26, 0x01	; 1
     6d0:	0f 5f       	subi	r16, 0xFF	; 255
     6d2:	1f 4f       	sbci	r17, 0xFF	; 255
     6d4:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     6d6:	e4 17       	cp	r30, r20
     6d8:	f5 07       	cpc	r31, r21
     6da:	e9 f6       	brne	.-70     	; 0x696 <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     6dc:	0e 94 1f 02 	call	0x43e	; 0x43e <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     6e0:	a4 ea       	ldi	r26, 0xA4	; 164
     6e2:	b7 e0       	ldi	r27, 0x07	; 7
     6e4:	e7 e9       	ldi	r30, 0x97	; 151
     6e6:	f7 e0       	ldi	r31, 0x07	; 7
     6e8:	8c e0       	ldi	r24, 0x0C	; 12
     6ea:	01 90       	ld	r0, Z+
     6ec:	0d 92       	st	X+, r0
     6ee:	81 50       	subi	r24, 0x01	; 1
     6f0:	e1 f7       	brne	.-8      	; 0x6ea <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     6f2:	df 91       	pop	r29
     6f4:	cf 91       	pop	r28
     6f6:	1f 91       	pop	r17
     6f8:	0f 91       	pop	r16
     6fa:	ff 90       	pop	r15
     6fc:	ef 90       	pop	r14
     6fe:	df 90       	pop	r13
     700:	cf 90       	pop	r12
     702:	08 95       	ret

00000704 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     704:	27 e9       	ldi	r18, 0x97	; 151
     706:	37 e0       	ldi	r19, 0x07	; 7
     708:	28 0f       	add	r18, r24
     70a:	31 1d       	adc	r19, r1
}
     70c:	f9 01       	movw	r30, r18
     70e:	80 81       	ld	r24, Z
     710:	08 95       	ret

00000712 <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     712:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     714:	10 98       	cbi	0x02, 0	; 2
}
     716:	08 95       	ret

00000718 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     718:	10 9a       	sbi	0x02, 0	; 2
}
     71a:	08 95       	ret

0000071c <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     71c:	10 98       	cbi	0x02, 0	; 2
}
     71e:	08 95       	ret

00000720 <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     720:	0e 94 8c 03 	call	0x718	; 0x718 <buzzer_on>
	buzz_cycles=6;
     724:	86 e0       	ldi	r24, 0x06	; 6
     726:	80 93 06 07 	sts	0x0706, r24
	buzzer_count=4;	
     72a:	84 e0       	ldi	r24, 0x04	; 4
     72c:	80 93 07 07 	sts	0x0707, r24
}
     730:	08 95       	ret

00000732 <CANSend>:
		CANGIE|=(1<<ENRX);
	}
}

void CANSend(void){
	can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     732:	e0 91 dd 07 	lds	r30, 0x07DD
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	ee 0f       	add	r30, r30
     73a:	ff 1f       	adc	r31, r31
     73c:	e5 53       	subi	r30, 0x35	; 53
     73e:	f8 4f       	sbci	r31, 0xF8	; 248
     740:	a0 81       	ld	r26, Z
     742:	b1 81       	ldd	r27, Z+1	; 0x01
     744:	82 e0       	ldi	r24, 0x02	; 2
     746:	11 96       	adiw	r26, 0x01	; 1
     748:	8c 93       	st	X, r24
	if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     74a:	80 81       	ld	r24, Z
     74c:	91 81       	ldd	r25, Z+1	; 0x01
     74e:	0e 94 ca 07 	call	0xf94	; 0xf94 <can_cmd>
     752:	88 23       	and	r24, r24
     754:	31 f0       	breq	.+12     	; 0x762 <CANSend+0x30>
		can_Status=CAN_Ready;
     756:	10 92 dc 07 	sts	0x07DC, r1
		AddError(ERROR_CAN_ACCEPTED);
     75a:	81 e0       	ldi	r24, 0x01	; 1
     75c:	0e 94 90 14 	call	0x2920	; 0x2920 <AddError>
     760:	08 95       	ret
	}else{
		CANGIE|=(1<<ENERR);
     762:	eb ed       	ldi	r30, 0xDB	; 219
     764:	f0 e0       	ldi	r31, 0x00	; 0
     766:	80 81       	ld	r24, Z
     768:	88 60       	ori	r24, 0x08	; 8
     76a:	80 83       	st	Z, r24
		Timer0_Start();
     76c:	0e 94 a4 19 	call	0x3348	; 0x3348 <Timer0_Start>
     770:	08 95       	ret

00000772 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     772:	1f 92       	push	r1
     774:	0f 92       	push	r0
     776:	0f b6       	in	r0, 0x3f	; 63
     778:	0f 92       	push	r0
     77a:	11 24       	eor	r1, r1
     77c:	2f 93       	push	r18
     77e:	3f 93       	push	r19
     780:	4f 93       	push	r20
     782:	5f 93       	push	r21
     784:	6f 93       	push	r22
     786:	7f 93       	push	r23
     788:	8f 93       	push	r24
     78a:	9f 93       	push	r25
     78c:	af 93       	push	r26
     78e:	bf 93       	push	r27
     790:	ef 93       	push	r30
     792:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     794:	80 91 ee 00 	lds	r24, 0x00EE
	if(interrupts&(1<<TXOK)){
     798:	86 ff       	sbrs	r24, 6
     79a:	09 c0       	rjmp	.+18     	; 0x7ae <__vector_18+0x3c>
		EventAddEvent(EVENT_CANTX);
     79c:	89 e0       	ldi	r24, 0x09	; 9
     79e:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     7a2:	ee ee       	ldi	r30, 0xEE	; 238
     7a4:	f0 e0       	ldi	r31, 0x00	; 0
     7a6:	80 81       	ld	r24, Z
     7a8:	8f 7b       	andi	r24, 0xBF	; 191
     7aa:	80 83       	st	Z, r24
     7ac:	15 c0       	rjmp	.+42     	; 0x7d8 <__vector_18+0x66>
	}else{
		if(interrupts&(1<<RXOK)){
     7ae:	85 ff       	sbrs	r24, 5
     7b0:	09 c0       	rjmp	.+18     	; 0x7c4 <__vector_18+0x52>
			EventAddEvent(EVENT_CANRX);
     7b2:	8a e0       	ldi	r24, 0x0A	; 10
     7b4:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
			CANGIE&=~(1<<ENIT);
     7b8:	eb ed       	ldi	r30, 0xDB	; 219
     7ba:	f0 e0       	ldi	r31, 0x00	; 0
     7bc:	80 81       	ld	r24, Z
     7be:	8f 77       	andi	r24, 0x7F	; 127
     7c0:	80 83       	st	Z, r24
     7c2:	0a c0       	rjmp	.+20     	; 0x7d8 <__vector_18+0x66>
		}else{
			CANSTMOB=0x00;
     7c4:	10 92 ee 00 	sts	0x00EE, r1
			CANGIE&=~(1<<ENERR);
     7c8:	eb ed       	ldi	r30, 0xDB	; 219
     7ca:	f0 e0       	ldi	r31, 0x00	; 0
     7cc:	80 81       	ld	r24, Z
     7ce:	87 7f       	andi	r24, 0xF7	; 247
     7d0:	80 83       	st	Z, r24
			EventAddEvent(EVENT_CANERROR);
     7d2:	87 e0       	ldi	r24, 0x07	; 7
     7d4:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
		}
	}
	return;
}
     7d8:	ff 91       	pop	r31
     7da:	ef 91       	pop	r30
     7dc:	bf 91       	pop	r27
     7de:	af 91       	pop	r26
     7e0:	9f 91       	pop	r25
     7e2:	8f 91       	pop	r24
     7e4:	7f 91       	pop	r23
     7e6:	6f 91       	pop	r22
     7e8:	5f 91       	pop	r21
     7ea:	4f 91       	pop	r20
     7ec:	3f 91       	pop	r19
     7ee:	2f 91       	pop	r18
     7f0:	0f 90       	pop	r0
     7f2:	0f be       	out	0x3f, r0	; 63
     7f4:	0f 90       	pop	r0
     7f6:	1f 90       	pop	r1
     7f8:	18 95       	reti

000007fa <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     7fa:	85 e0       	ldi	r24, 0x05	; 5
     7fc:	0e 94 b5 07 	call	0xf6a	; 0xf6a <can_init>
	CANSTMOB=0;
     800:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE=((1<<ENRX)|(1<<ENTX)|(1<<ENIT));
     804:	80 eb       	ldi	r24, 0xB0	; 176
     806:	80 93 db 00 	sts	0x00DB, r24
	CANIE1=0x7F;
     80a:	8f e7       	ldi	r24, 0x7F	; 127
     80c:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     810:	8f ef       	ldi	r24, 0xFF	; 255
     812:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     816:	10 92 db 07 	sts	0x07DB, r1
	can_queue_tail=0;
     81a:	10 92 dd 07 	sts	0x07DD, r1
	can_Status=CAN_Ready;
     81e:	10 92 dc 07 	sts	0x07DC, r1
	can_rx=0;
     822:	10 92 df 07 	sts	0x07DF, r1
     826:	10 92 de 07 	sts	0x07DE, r1
}
     82a:	08 95       	ret

0000082c <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 lenght){
     82c:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     82e:	70 87       	std	Z+8, r23	; 0x08
     830:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     832:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     834:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     836:	53 83       	std	Z+3, r21	; 0x03
     838:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=lenght;
     83a:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     83c:	8f ef       	ldi	r24, 0xFF	; 255
     83e:	97 e0       	ldi	r25, 0x07	; 7
     840:	a0 e0       	ldi	r26, 0x00	; 0
     842:	b0 e0       	ldi	r27, 0x00	; 0
     844:	82 87       	std	Z+10, r24	; 0x0a
     846:	93 87       	std	Z+11, r25	; 0x0b
     848:	a4 87       	std	Z+12, r26	; 0x0c
     84a:	b5 87       	std	Z+13, r27	; 0x0d
}
     84c:	08 95       	ret

0000084e <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     84e:	90 93 df 07 	sts	0x07DF, r25
     852:	80 93 de 07 	sts	0x07DE, r24
	can_rx->cmd=CMD_RX_DATA;
     856:	25 e0       	ldi	r18, 0x05	; 5
     858:	fc 01       	movw	r30, r24
     85a:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     85c:	80 91 de 07 	lds	r24, 0x07DE
     860:	90 91 df 07 	lds	r25, 0x07DF
     864:	0e 94 ca 07 	call	0xf94	; 0xf94 <can_cmd>
}
     868:	08 95       	ret

0000086a <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     86a:	0e 94 a4 0d 	call	0x1b48	; 0x1b48 <can_get_status>
	CANGIE|=(1<<ENIT);
     86e:	eb ed       	ldi	r30, 0xDB	; 219
     870:	f0 e0       	ldi	r31, 0x00	; 0
     872:	80 81       	ld	r24, Z
     874:	80 68       	ori	r24, 0x80	; 128
     876:	80 83       	st	Z, r24
	if(can_Status==CAN_Pending){
     878:	80 91 dc 07 	lds	r24, 0x07DC
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	29 f4       	brne	.+10     	; 0x88a <CANGetData+0x20>
		can_Status=CAN_Send;
     880:	81 e0       	ldi	r24, 0x01	; 1
     882:	80 93 dc 07 	sts	0x07DC, r24
		CANSend();
     886:	0e 94 99 03 	call	0x732	; 0x732 <CANSend>
     88a:	08 95       	ret

0000088c <CANSendData>:
	}
}

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     88c:	90 91 db 07 	lds	r25, 0x07DB
     890:	80 91 dd 07 	lds	r24, 0x07DD
     894:	98 17       	cp	r25, r24
     896:	69 f1       	breq	.+90     	; 0x8f2 <CANSendData+0x66>
		if(can_rx!=0){
     898:	80 91 de 07 	lds	r24, 0x07DE
     89c:	90 91 df 07 	lds	r25, 0x07DF
     8a0:	00 97       	sbiw	r24, 0x00	; 0
     8a2:	c9 f0       	breq	.+50     	; 0x8d6 <CANSendData+0x4a>
			CANGIE&=~(1<<ENRX);
     8a4:	eb ed       	ldi	r30, 0xDB	; 219
     8a6:	f0 e0       	ldi	r31, 0x00	; 0
     8a8:	80 81       	ld	r24, Z
     8aa:	8f 7d       	andi	r24, 0xDF	; 223
     8ac:	80 83       	st	Z, r24
			can_rx->cmd=CMD_ABORT;
     8ae:	e0 91 de 07 	lds	r30, 0x07DE
     8b2:	f0 91 df 07 	lds	r31, 0x07DF
     8b6:	8c e0       	ldi	r24, 0x0C	; 12
     8b8:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     8ba:	80 91 de 07 	lds	r24, 0x07DE
     8be:	90 91 df 07 	lds	r25, 0x07DF
     8c2:	0e 94 ca 07 	call	0xf94	; 0xf94 <can_cmd>
			while(can_get_status(can_rx)==CAN_STATUS_NOT_COMPLETED);
     8c6:	80 91 de 07 	lds	r24, 0x07DE
     8ca:	90 91 df 07 	lds	r25, 0x07DF
     8ce:	0e 94 a4 0d 	call	0x1b48	; 0x1b48 <can_get_status>
     8d2:	81 30       	cpi	r24, 0x01	; 1
     8d4:	c1 f3       	breq	.-16     	; 0x8c6 <CANSendData+0x3a>
		}
		if(CANGIE&(1<<ENIT)){
     8d6:	80 91 db 00 	lds	r24, 0x00DB
     8da:	88 23       	and	r24, r24
     8dc:	34 f4       	brge	.+12     	; 0x8ea <CANSendData+0x5e>
			can_Status=CAN_Send;
     8de:	81 e0       	ldi	r24, 0x01	; 1
     8e0:	80 93 dc 07 	sts	0x07DC, r24
			CANSend();
     8e4:	0e 94 99 03 	call	0x732	; 0x732 <CANSend>
     8e8:	08 95       	ret
		}else{
			can_Status=CAN_Pending;
     8ea:	82 e0       	ldi	r24, 0x02	; 2
     8ec:	80 93 dc 07 	sts	0x07DC, r24
     8f0:	08 95       	ret
		}	
	}else if(can_rx!=0){
     8f2:	e0 91 de 07 	lds	r30, 0x07DE
     8f6:	f0 91 df 07 	lds	r31, 0x07DF
     8fa:	30 97       	sbiw	r30, 0x00	; 0
     8fc:	69 f0       	breq	.+26     	; 0x918 <__stack+0x19>
		can_rx->cmd=CMD_RX_DATA;
     8fe:	85 e0       	ldi	r24, 0x05	; 5
     900:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     902:	80 91 de 07 	lds	r24, 0x07DE
     906:	90 91 df 07 	lds	r25, 0x07DF
     90a:	0e 94 ca 07 	call	0xf94	; 0xf94 <can_cmd>
		CANGIE|=(1<<ENRX);
     90e:	eb ed       	ldi	r30, 0xDB	; 219
     910:	f0 e0       	ldi	r31, 0x00	; 0
     912:	80 81       	ld	r24, Z
     914:	80 62       	ori	r24, 0x20	; 32
     916:	80 83       	st	Z, r24
     918:	08 95       	ret

0000091a <CANAddSendData>:
		CANGIE|=(1<<ENERR);
		Timer0_Start();
	}
}

void CANAddSendData(st_cmd_t* Tx){
     91a:	cf 93       	push	r28
     91c:	df 93       	push	r29
     91e:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     920:	e0 91 db 07 	lds	r30, 0x07DB
     924:	f0 e0       	ldi	r31, 0x00	; 0
     926:	cf 01       	movw	r24, r30
     928:	01 96       	adiw	r24, 0x01	; 1
     92a:	68 e0       	ldi	r22, 0x08	; 8
     92c:	70 e0       	ldi	r23, 0x00	; 0
     92e:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
     932:	20 91 dd 07 	lds	r18, 0x07DD
     936:	30 e0       	ldi	r19, 0x00	; 0
     938:	82 17       	cp	r24, r18
     93a:	93 07       	cpc	r25, r19
     93c:	49 f0       	breq	.+18     	; 0x950 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     93e:	ee 0f       	add	r30, r30
     940:	ff 1f       	adc	r31, r31
     942:	e5 53       	subi	r30, 0x35	; 53
     944:	f8 4f       	sbci	r31, 0xF8	; 248
     946:	d1 83       	std	Z+1, r29	; 0x01
     948:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     94a:	80 93 db 07 	sts	0x07DB, r24
     94e:	03 c0       	rjmp	.+6      	; 0x956 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     950:	84 e0       	ldi	r24, 0x04	; 4
     952:	0e 94 90 14 	call	0x2920	; 0x2920 <AddError>
	}
	if(can_Status==CAN_Ready){
     956:	80 91 dc 07 	lds	r24, 0x07DC
     95a:	88 23       	and	r24, r24
     95c:	11 f4       	brne	.+4      	; 0x962 <CANAddSendData+0x48>
		CANSendData();
     95e:	0e 94 46 04 	call	0x88c	; 0x88c <CANSendData>
	}
}
     962:	df 91       	pop	r29
     964:	cf 91       	pop	r28
     966:	08 95       	ret

00000968 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     968:	e0 91 dd 07 	lds	r30, 0x07DD
     96c:	f0 e0       	ldi	r31, 0x00	; 0
     96e:	ee 0f       	add	r30, r30
     970:	ff 1f       	adc	r31, r31
     972:	e5 53       	subi	r30, 0x35	; 53
     974:	f8 4f       	sbci	r31, 0xF8	; 248
}
     976:	80 81       	ld	r24, Z
     978:	91 81       	ldd	r25, Z+1	; 0x01
     97a:	08 95       	ret

0000097c <CANSendNext>:

void CANSendNext(void){
	Timer0_Stop();
     97c:	0e 94 a9 19 	call	0x3352	; 0x3352 <Timer0_Stop>
#ifdef WDT_DELAY
	wdt_reset();
#endif
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     980:	e0 91 dd 07 	lds	r30, 0x07DD
     984:	f0 e0       	ldi	r31, 0x00	; 0
     986:	ee 0f       	add	r30, r30
     988:	ff 1f       	adc	r31, r31
     98a:	e5 53       	subi	r30, 0x35	; 53
     98c:	f8 4f       	sbci	r31, 0xF8	; 248
     98e:	a0 81       	ld	r26, Z
     990:	b1 81       	ldd	r27, Z+1	; 0x01
     992:	8c e0       	ldi	r24, 0x0C	; 12
     994:	11 96       	adiw	r26, 0x01	; 1
     996:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     998:	80 81       	ld	r24, Z
     99a:	91 81       	ldd	r25, Z+1	; 0x01
     99c:	0e 94 ca 07 	call	0xf94	; 0xf94 <can_cmd>
	can_Status=CAN_Ready;
     9a0:	10 92 dc 07 	sts	0x07DC, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     9a4:	80 91 dd 07 	lds	r24, 0x07DD
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	01 96       	adiw	r24, 0x01	; 1
     9ac:	68 e0       	ldi	r22, 0x08	; 8
     9ae:	70 e0       	ldi	r23, 0x00	; 0
     9b0:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
     9b4:	80 93 dd 07 	sts	0x07DD, r24
	CANSendData();
     9b8:	0e 94 46 04 	call	0x88c	; 0x88c <CANSendData>
}
     9bc:	08 95       	ret

000009be <CANAbortCMD>:

void CANAbortCMD(void){
	if((can_Status==CAN_Send)||(can_Status==CAN_Pending)){
     9be:	80 91 dc 07 	lds	r24, 0x07DC
     9c2:	81 50       	subi	r24, 0x01	; 1
     9c4:	82 30       	cpi	r24, 0x02	; 2
     9c6:	08 f5       	brcc	.+66     	; 0xa0a <CANAbortCMD+0x4c>
		Timer0_Stop();
     9c8:	0e 94 a9 19 	call	0x3352	; 0x3352 <Timer0_Stop>
		can_queue[can_queue_tail]->cmd=CMD_ABORT;
     9cc:	e0 91 dd 07 	lds	r30, 0x07DD
     9d0:	f0 e0       	ldi	r31, 0x00	; 0
     9d2:	ee 0f       	add	r30, r30
     9d4:	ff 1f       	adc	r31, r31
     9d6:	e5 53       	subi	r30, 0x35	; 53
     9d8:	f8 4f       	sbci	r31, 0xF8	; 248
     9da:	a0 81       	ld	r26, Z
     9dc:	b1 81       	ldd	r27, Z+1	; 0x01
     9de:	8c e0       	ldi	r24, 0x0C	; 12
     9e0:	11 96       	adiw	r26, 0x01	; 1
     9e2:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     9e4:	80 81       	ld	r24, Z
     9e6:	91 81       	ldd	r25, Z+1	; 0x01
     9e8:	0e 94 ca 07 	call	0xf94	; 0xf94 <can_cmd>
		AddError(ERROR_CAN_SEND);
     9ec:	82 e0       	ldi	r24, 0x02	; 2
     9ee:	0e 94 90 14 	call	0x2920	; 0x2920 <AddError>
		can_Status=CAN_Ready;
     9f2:	10 92 dc 07 	sts	0x07DC, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     9f6:	80 91 dd 07 	lds	r24, 0x07DD
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	01 96       	adiw	r24, 0x01	; 1
     9fe:	68 e0       	ldi	r22, 0x08	; 8
     a00:	70 e0       	ldi	r23, 0x00	; 0
     a02:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
     a06:	80 93 dd 07 	sts	0x07DD, r24
     a0a:	08 95       	ret

00000a0c <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a0c:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     a0e:	ad ee       	ldi	r26, 0xED	; 237
     a10:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     a12:	8e ee       	ldi	r24, 0xEE	; 238
     a14:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     a16:	32 2f       	mov	r19, r18
     a18:	32 95       	swap	r19
     a1a:	30 7f       	andi	r19, 0xF0	; 240
     a1c:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     a1e:	fc 01       	movw	r30, r24
     a20:	11 92       	st	Z+, r1
     a22:	e8 3f       	cpi	r30, 0xF8	; 248
     a24:	f1 05       	cpc	r31, r1
     a26:	e1 f7       	brne	.-8      	; 0xa20 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a28:	2f 5f       	subi	r18, 0xFF	; 255
     a2a:	2f 30       	cpi	r18, 0x0F	; 15
     a2c:	a1 f7       	brne	.-24     	; 0xa16 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     a2e:	08 95       	ret

00000a30 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     a30:	ed ee       	ldi	r30, 0xED	; 237
     a32:	f0 e0       	ldi	r31, 0x00	; 0
     a34:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     a36:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a38:	80 91 ef 00 	lds	r24, 0x00EF
     a3c:	80 7c       	andi	r24, 0xC0	; 192
     a3e:	69 f0       	breq	.+26     	; 0xa5a <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a40:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     a42:	ad ee       	ldi	r26, 0xED	; 237
     a44:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a46:	ef ee       	ldi	r30, 0xEF	; 239
     a48:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     a4a:	98 2f       	mov	r25, r24
     a4c:	92 95       	swap	r25
     a4e:	90 7f       	andi	r25, 0xF0	; 240
     a50:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a52:	90 81       	ld	r25, Z
     a54:	90 7c       	andi	r25, 0xC0	; 192
     a56:	29 f4       	brne	.+10     	; 0xa62 <can_get_mob_free+0x32>
     a58:	01 c0       	rjmp	.+2      	; 0xa5c <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a5a:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     a5c:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     a60:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a62:	8f 5f       	subi	r24, 0xFF	; 255
     a64:	8f 30       	cpi	r24, 0x0F	; 15
     a66:	89 f7       	brne	.-30     	; 0xa4a <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     a68:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     a6c:	8f ef       	ldi	r24, 0xFF	; 255
}
     a6e:	08 95       	ret

00000a70 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     a70:	80 91 ef 00 	lds	r24, 0x00EF
     a74:	80 7c       	andi	r24, 0xC0	; 192
     a76:	69 f0       	breq	.+26     	; 0xa92 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     a78:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     a7c:	89 2f       	mov	r24, r25
     a7e:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     a80:	80 32       	cpi	r24, 0x20	; 32
     a82:	41 f0       	breq	.+16     	; 0xa94 <can_get_mob_status+0x24>
     a84:	80 34       	cpi	r24, 0x40	; 64
     a86:	31 f0       	breq	.+12     	; 0xa94 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     a88:	80 3a       	cpi	r24, 0xA0	; 160
     a8a:	21 f0       	breq	.+8      	; 0xa94 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     a8c:	89 2f       	mov	r24, r25
     a8e:	8f 71       	andi	r24, 0x1F	; 31
     a90:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     a92:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     a94:	08 95       	ret

00000a96 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     a96:	cf 93       	push	r28
     a98:	df 93       	push	r29
     a9a:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a9c:	80 91 ef 00 	lds	r24, 0x00EF
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	8f 70       	andi	r24, 0x0F	; 15
     aa4:	90 70       	andi	r25, 0x00	; 0
     aa6:	18 16       	cp	r1, r24
     aa8:	19 06       	cpc	r1, r25
     aaa:	a4 f4       	brge	.+40     	; 0xad4 <can_get_data+0x3e>
     aac:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     aae:	ea ef       	ldi	r30, 0xFA	; 250
     ab0:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     ab2:	cf ee       	ldi	r28, 0xEF	; 239
     ab4:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     ab6:	80 81       	ld	r24, Z
     ab8:	da 01       	movw	r26, r20
     aba:	a6 0f       	add	r26, r22
     abc:	b1 1d       	adc	r27, r1
     abe:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     ac0:	6f 5f       	subi	r22, 0xFF	; 255
     ac2:	88 81       	ld	r24, Y
     ac4:	26 2f       	mov	r18, r22
     ac6:	30 e0       	ldi	r19, 0x00	; 0
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	8f 70       	andi	r24, 0x0F	; 15
     acc:	90 70       	andi	r25, 0x00	; 0
     ace:	28 17       	cp	r18, r24
     ad0:	39 07       	cpc	r19, r25
     ad2:	8c f3       	brlt	.-30     	; 0xab6 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     ad4:	df 91       	pop	r29
     ad6:	cf 91       	pop	r28
     ad8:	08 95       	ret

00000ada <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     ada:	2f 92       	push	r2
     adc:	3f 92       	push	r3
     ade:	4f 92       	push	r4
     ae0:	5f 92       	push	r5
     ae2:	6f 92       	push	r6
     ae4:	7f 92       	push	r7
     ae6:	8f 92       	push	r8
     ae8:	9f 92       	push	r9
     aea:	af 92       	push	r10
     aec:	bf 92       	push	r11
     aee:	cf 92       	push	r12
     af0:	df 92       	push	r13
     af2:	ef 92       	push	r14
     af4:	ff 92       	push	r15
     af6:	0f 93       	push	r16
     af8:	1f 93       	push	r17
     afa:	cf 93       	push	r28
     afc:	df 93       	push	r29
     afe:	00 d0       	rcall	.+0      	; 0xb00 <can_auto_baudrate+0x26>
     b00:	00 d0       	rcall	.+0      	; 0xb02 <can_auto_baudrate+0x28>
     b02:	00 d0       	rcall	.+0      	; 0xb04 <can_auto_baudrate+0x2a>
     b04:	cd b7       	in	r28, 0x3d	; 61
     b06:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     b08:	88 23       	and	r24, r24
     b0a:	09 f4       	brne	.+2      	; 0xb0e <can_auto_baudrate+0x34>
     b0c:	7c c0       	rjmp	.+248    	; 0xc06 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     b0e:	80 91 e2 00 	lds	r24, 0x00E2
     b12:	90 e0       	ldi	r25, 0x00	; 0
     b14:	8e 77       	andi	r24, 0x7E	; 126
     b16:	90 70       	andi	r25, 0x00	; 0
     b18:	95 95       	asr	r25
     b1a:	87 95       	ror	r24
     b1c:	01 96       	adiw	r24, 0x01	; 1
     b1e:	82 30       	cpi	r24, 0x02	; 2
     b20:	91 05       	cpc	r25, r1
     b22:	5c f0       	brlt	.+22     	; 0xb3a <can_auto_baudrate+0x60>
     b24:	80 91 e2 00 	lds	r24, 0x00E2
     b28:	90 e0       	ldi	r25, 0x00	; 0
     b2a:	8e 77       	andi	r24, 0x7E	; 126
     b2c:	90 70       	andi	r25, 0x00	; 0
     b2e:	95 95       	asr	r25
     b30:	87 95       	ror	r24
     b32:	28 2f       	mov	r18, r24
     b34:	2f 5f       	subi	r18, 0xFF	; 255
     b36:	29 83       	std	Y+1, r18	; 0x01
     b38:	02 c0       	rjmp	.+4      	; 0xb3e <can_auto_baudrate+0x64>
     b3a:	81 e0       	ldi	r24, 0x01	; 1
     b3c:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     b3e:	80 91 e3 00 	lds	r24, 0x00E3
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	8e 70       	andi	r24, 0x0E	; 14
     b46:	90 70       	andi	r25, 0x00	; 0
     b48:	95 95       	asr	r25
     b4a:	87 95       	ror	r24
     b4c:	01 96       	adiw	r24, 0x01	; 1
     b4e:	82 30       	cpi	r24, 0x02	; 2
     b50:	91 05       	cpc	r25, r1
     b52:	54 f0       	brlt	.+20     	; 0xb68 <can_auto_baudrate+0x8e>
     b54:	80 91 e3 00 	lds	r24, 0x00E3
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	8e 70       	andi	r24, 0x0E	; 14
     b5c:	90 70       	andi	r25, 0x00	; 0
     b5e:	95 95       	asr	r25
     b60:	87 95       	ror	r24
     b62:	38 2e       	mov	r3, r24
     b64:	33 94       	inc	r3
     b66:	02 c0       	rjmp	.+4      	; 0xb6c <can_auto_baudrate+0x92>
     b68:	33 24       	eor	r3, r3
     b6a:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     b6c:	80 91 e4 00 	lds	r24, 0x00E4
     b70:	90 e0       	ldi	r25, 0x00	; 0
     b72:	8e 70       	andi	r24, 0x0E	; 14
     b74:	90 70       	andi	r25, 0x00	; 0
     b76:	95 95       	asr	r25
     b78:	87 95       	ror	r24
     b7a:	01 96       	adiw	r24, 0x01	; 1
     b7c:	83 30       	cpi	r24, 0x03	; 3
     b7e:	91 05       	cpc	r25, r1
     b80:	54 f0       	brlt	.+20     	; 0xb96 <can_auto_baudrate+0xbc>
     b82:	80 91 e4 00 	lds	r24, 0x00E4
     b86:	90 e0       	ldi	r25, 0x00	; 0
     b88:	8e 70       	andi	r24, 0x0E	; 14
     b8a:	90 70       	andi	r25, 0x00	; 0
     b8c:	95 95       	asr	r25
     b8e:	87 95       	ror	r24
     b90:	78 2e       	mov	r7, r24
     b92:	73 94       	inc	r7
     b94:	03 c0       	rjmp	.+6      	; 0xb9c <can_auto_baudrate+0xc2>
     b96:	77 24       	eor	r7, r7
     b98:	68 94       	set
     b9a:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     b9c:	80 91 e4 00 	lds	r24, 0x00E4
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	80 77       	andi	r24, 0x70	; 112
     ba4:	90 70       	andi	r25, 0x00	; 0
     ba6:	95 95       	asr	r25
     ba8:	87 95       	ror	r24
     baa:	95 95       	asr	r25
     bac:	87 95       	ror	r24
     bae:	95 95       	asr	r25
     bb0:	87 95       	ror	r24
     bb2:	95 95       	asr	r25
     bb4:	87 95       	ror	r24
     bb6:	01 96       	adiw	r24, 0x01	; 1
     bb8:	83 30       	cpi	r24, 0x03	; 3
     bba:	91 05       	cpc	r25, r1
     bbc:	84 f0       	brlt	.+32     	; 0xbde <can_auto_baudrate+0x104>
     bbe:	80 91 e4 00 	lds	r24, 0x00E4
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	80 77       	andi	r24, 0x70	; 112
     bc6:	90 70       	andi	r25, 0x00	; 0
     bc8:	95 95       	asr	r25
     bca:	87 95       	ror	r24
     bcc:	95 95       	asr	r25
     bce:	87 95       	ror	r24
     bd0:	95 95       	asr	r25
     bd2:	87 95       	ror	r24
     bd4:	95 95       	asr	r25
     bd6:	87 95       	ror	r24
     bd8:	68 2e       	mov	r6, r24
     bda:	63 94       	inc	r6
     bdc:	03 c0       	rjmp	.+6      	; 0xbe4 <can_auto_baudrate+0x10a>
     bde:	66 24       	eor	r6, r6
     be0:	68 94       	set
     be2:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     be4:	87 2d       	mov	r24, r7
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	83 0d       	add	r24, r3
     bea:	91 1d       	adc	r25, r1
     bec:	86 0d       	add	r24, r6
     bee:	91 1d       	adc	r25, r1
     bf0:	01 96       	adiw	r24, 0x01	; 1
     bf2:	88 30       	cpi	r24, 0x08	; 8
     bf4:	91 05       	cpc	r25, r1
     bf6:	14 f4       	brge	.+4      	; 0xbfc <can_auto_baudrate+0x122>
     bf8:	88 e0       	ldi	r24, 0x08	; 8
     bfa:	90 e0       	ldi	r25, 0x00	; 0
     bfc:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     bfe:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     c00:	22 24       	eor	r2, r2
     c02:	23 94       	inc	r2
     c04:	10 c0       	rjmp	.+32     	; 0xc26 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     c06:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     c08:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     c0a:	66 24       	eor	r6, r6
     c0c:	68 94       	set
     c0e:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     c10:	77 24       	eor	r7, r7
     c12:	68 94       	set
     c14:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     c16:	98 e0       	ldi	r25, 0x08	; 8
     c18:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     c1a:	0f 2e       	mov	r0, r31
     c1c:	f3 e0       	ldi	r31, 0x03	; 3
     c1e:	3f 2e       	mov	r3, r31
     c20:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     c22:	a1 e0       	ldi	r26, 0x01	; 1
     c24:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     c26:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     c28:	ad ee       	ldi	r26, 0xED	; 237
     c2a:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     c2c:	8e ee       	ldi	r24, 0xEE	; 238
     c2e:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     c30:	32 2f       	mov	r19, r18
     c32:	32 95       	swap	r19
     c34:	30 7f       	andi	r19, 0xF0	; 240
     c36:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     c38:	fc 01       	movw	r30, r24
     c3a:	11 92       	st	Z+, r1
     c3c:	e8 3f       	cpi	r30, 0xF8	; 248
     c3e:	f1 05       	cpc	r31, r1
     c40:	e1 f7       	brne	.-8      	; 0xc3a <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     c42:	2f 5f       	subi	r18, 0xFF	; 255
     c44:	2f 30       	cpi	r18, 0x0F	; 15
     c46:	a1 f7       	brne	.-24     	; 0xc30 <can_auto_baudrate+0x156>
     c48:	a4 2e       	mov	r10, r20
     c4a:	62 2d       	mov	r22, r2
     c4c:	dd 24       	eor	r13, r13
     c4e:	88 24       	eor	r8, r8
     c50:	99 24       	eor	r9, r9
     c52:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     c54:	0f 2e       	mov	r0, r31
     c56:	f8 ed       	ldi	r31, 0xD8	; 216
     c58:	ef 2e       	mov	r14, r31
     c5a:	ff 24       	eor	r15, r15
     c5c:	f0 2d       	mov	r31, r0
     c5e:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     c60:	e9 ed       	ldi	r30, 0xD9	; 217
     c62:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     c64:	0a ed       	ldi	r16, 0xDA	; 218
     c66:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     c68:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     c6a:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     c6c:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     c6e:	b2 e0       	ldi	r27, 0x02	; 2
     c70:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     c72:	88 e0       	ldi	r24, 0x08	; 8
     c74:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     c76:	91 e0       	ldi	r25, 0x01	; 1
     c78:	a9 16       	cp	r10, r25
     c7a:	09 f0       	breq	.+2      	; 0xc7e <can_auto_baudrate+0x1a4>
     c7c:	57 c0       	rjmp	.+174    	; 0xd2c <can_auto_baudrate+0x252>
        {
            Can_reset();
     c7e:	d7 01       	movw	r26, r14
     c80:	5c 93       	st	X, r21
            conf_index++;
     c82:	08 94       	sec
     c84:	81 1c       	adc	r8, r1
     c86:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     c88:	89 81       	ldd	r24, Y+1	; 0x01
     c8a:	81 50       	subi	r24, 0x01	; 1
     c8c:	88 0f       	add	r24, r24
     c8e:	a2 ee       	ldi	r26, 0xE2	; 226
     c90:	b0 e0       	ldi	r27, 0x00	; 0
     c92:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     c94:	86 2d       	mov	r24, r6
     c96:	86 95       	lsr	r24
     c98:	90 e0       	ldi	r25, 0x00	; 0
     c9a:	01 97       	sbiw	r24, 0x01	; 1
     c9c:	2c 01       	movw	r4, r24
     c9e:	44 0c       	add	r4, r4
     ca0:	55 1c       	adc	r5, r5
     ca2:	44 0c       	add	r4, r4
     ca4:	55 1c       	adc	r5, r5
     ca6:	44 0c       	add	r4, r4
     ca8:	55 1c       	adc	r5, r5
     caa:	44 0c       	add	r4, r4
     cac:	55 1c       	adc	r5, r5
     cae:	44 0c       	add	r4, r4
     cb0:	55 1c       	adc	r5, r5
     cb2:	83 2d       	mov	r24, r3
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	01 97       	sbiw	r24, 0x01	; 1
     cb8:	88 0f       	add	r24, r24
     cba:	99 1f       	adc	r25, r25
     cbc:	84 29       	or	r24, r4
     cbe:	a3 ee       	ldi	r26, 0xE3	; 227
     cc0:	b0 e0       	ldi	r27, 0x00	; 0
     cc2:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     cc4:	86 2d       	mov	r24, r6
     cc6:	90 e0       	ldi	r25, 0x00	; 0
     cc8:	01 97       	sbiw	r24, 0x01	; 1
     cca:	2c 01       	movw	r4, r24
     ccc:	44 0c       	add	r4, r4
     cce:	55 1c       	adc	r5, r5
     cd0:	44 0c       	add	r4, r4
     cd2:	55 1c       	adc	r5, r5
     cd4:	44 0c       	add	r4, r4
     cd6:	55 1c       	adc	r5, r5
     cd8:	44 0c       	add	r4, r4
     cda:	55 1c       	adc	r5, r5
     cdc:	87 2d       	mov	r24, r7
     cde:	90 e0       	ldi	r25, 0x00	; 0
     ce0:	01 97       	sbiw	r24, 0x01	; 1
     ce2:	88 0f       	add	r24, r24
     ce4:	99 1f       	adc	r25, r25
     ce6:	84 29       	or	r24, r4
     ce8:	81 60       	ori	r24, 0x01	; 1
     cea:	a4 ee       	ldi	r26, 0xE4	; 228
     cec:	b0 e0       	ldi	r27, 0x00	; 0
     cee:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     cf0:	c4 01       	movw	r24, r8
     cf2:	96 95       	lsr	r25
     cf4:	87 95       	ror	r24
     cf6:	96 95       	lsr	r25
     cf8:	87 95       	ror	r24
     cfa:	96 95       	lsr	r25
     cfc:	87 95       	ror	r24
     cfe:	a5 ee       	ldi	r26, 0xE5	; 229
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     d04:	ad ee       	ldi	r26, 0xED	; 237
     d06:	b0 e0       	ldi	r27, 0x00	; 0
     d08:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     d0a:	ae ee       	ldi	r26, 0xEE	; 238
     d0c:	b0 e0       	ldi	r27, 0x00	; 0
     d0e:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     d10:	80 e8       	ldi	r24, 0x80	; 128
     d12:	af ee       	ldi	r26, 0xEF	; 239
     d14:	b0 e0       	ldi	r27, 0x00	; 0
     d16:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     d18:	8a e0       	ldi	r24, 0x0A	; 10
     d1a:	d7 01       	movw	r26, r14
     d1c:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     d1e:	80 81       	ld	r24, Z
     d20:	82 ff       	sbrs	r24, 2
     d22:	fd cf       	rjmp	.-6      	; 0xd1e <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     d24:	8f ef       	ldi	r24, 0xFF	; 255
     d26:	d8 01       	movw	r26, r16
     d28:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     d2a:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     d2c:	41 30       	cpi	r20, 0x01	; 1
     d2e:	b1 f5       	brne	.+108    	; 0xd9c <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     d30:	ae ee       	ldi	r26, 0xEE	; 238
     d32:	b0 e0       	ldi	r27, 0x00	; 0
     d34:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     d36:	90 e0       	ldi	r25, 0x00	; 0
     d38:	85 ff       	sbrs	r24, 5
     d3a:	0e c0       	rjmp	.+28     	; 0xd58 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     d3c:	af ee       	ldi	r26, 0xEF	; 239
     d3e:	b0 e0       	ldi	r27, 0x00	; 0
     d40:	8c 91       	ld	r24, X
     d42:	8f 73       	andi	r24, 0x3F	; 63
     d44:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     d46:	d7 01       	movw	r26, r14
     d48:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     d4a:	80 81       	ld	r24, Z
     d4c:	82 fd       	sbrc	r24, 2
     d4e:	fd cf       	rjmp	.-6      	; 0xd4a <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     d50:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     d52:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     d54:	32 2f       	mov	r19, r18
     d56:	be c0       	rjmp	.+380    	; 0xed4 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     d58:	8f 71       	andi	r24, 0x1F	; 31
     d5a:	90 70       	andi	r25, 0x00	; 0
     d5c:	00 97       	sbiw	r24, 0x00	; 0
     d5e:	11 f0       	breq	.+4      	; 0xd64 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     d60:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     d62:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     d64:	d8 01       	movw	r26, r16
     d66:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     d68:	55 24       	eor	r5, r5
     d6a:	45 fe       	sbrs	r4, 5
     d6c:	0d c0       	rjmp	.+26     	; 0xd88 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     d6e:	77 23       	and	r23, r23
     d70:	29 f4       	brne	.+10     	; 0xd7c <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d72:	8c 91       	ld	r24, X
     d74:	80 62       	ori	r24, 0x20	; 32
     d76:	8c 93       	st	X, r24
                        ovrtim_flag++;
     d78:	7c 2d       	mov	r23, r12
     d7a:	06 c0       	rjmp	.+12     	; 0xd88 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d7c:	d8 01       	movw	r26, r16
     d7e:	8c 91       	ld	r24, X
     d80:	80 62       	ori	r24, 0x20	; 32
     d82:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     d84:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     d86:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     d88:	c2 01       	movw	r24, r4
     d8a:	8f 70       	andi	r24, 0x0F	; 15
     d8c:	90 70       	andi	r25, 0x00	; 0
     d8e:	00 97       	sbiw	r24, 0x00	; 0
     d90:	09 f0       	breq	.+2      	; 0xd94 <can_auto_baudrate+0x2ba>
     d92:	9d c0       	rjmp	.+314    	; 0xece <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     d94:	41 30       	cpi	r20, 0x01	; 1
     d96:	61 f2       	breq	.-104    	; 0xd30 <can_auto_baudrate+0x256>
     d98:	35 2f       	mov	r19, r21
     d9a:	01 c0       	rjmp	.+2      	; 0xd9e <can_auto_baudrate+0x2c4>
     d9c:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     d9e:	61 30       	cpi	r22, 0x01	; 1
     da0:	09 f0       	breq	.+2      	; 0xda4 <can_auto_baudrate+0x2ca>
     da2:	78 c0       	rjmp	.+240    	; 0xe94 <can_auto_baudrate+0x3ba>
     da4:	83 2f       	mov	r24, r19
     da6:	37 2d       	mov	r19, r7
     da8:	7a 2c       	mov	r7, r10
     daa:	ad 2c       	mov	r10, r13
     dac:	d7 2e       	mov	r13, r23
     dae:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     db0:	21 10       	cpse	r2, r1
     db2:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     db4:	39 30       	cpi	r19, 0x09	; 9
     db6:	78 f1       	brcs	.+94     	; 0xe16 <can_auto_baudrate+0x33c>
     db8:	b7 e0       	ldi	r27, 0x07	; 7
     dba:	b6 15       	cp	r27, r6
     dbc:	60 f5       	brcc	.+88     	; 0xe16 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     dbe:	8a 81       	ldd	r24, Y+2	; 0x02
     dc0:	89 31       	cpi	r24, 0x19	; 25
     dc2:	31 f0       	breq	.+12     	; 0xdd0 <can_auto_baudrate+0x2f6>
     dc4:	8f 5f       	subi	r24, 0xFF	; 255
     dc6:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     dc8:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     dca:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     dcc:	36 2d       	mov	r19, r6
     dce:	59 c0       	rjmp	.+178    	; 0xe82 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     dd0:	99 81       	ldd	r25, Y+1	; 0x01
     dd2:	90 34       	cpi	r25, 0x40	; 64
     dd4:	41 f0       	breq	.+16     	; 0xde6 <can_auto_baudrate+0x30c>
     dd6:	9f 5f       	subi	r25, 0xFF	; 255
     dd8:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     dda:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     ddc:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     dde:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     de0:	ae 81       	ldd	r26, Y+6	; 0x06
     de2:	aa 83       	std	Y+2, r26	; 0x02
     de4:	4e c0       	rjmp	.+156    	; 0xe82 <can_auto_baudrate+0x3a8>
     de6:	a7 2c       	mov	r10, r7
     de8:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     dea:	af ee       	ldi	r26, 0xEF	; 239
     dec:	b0 e0       	ldi	r27, 0x00	; 0
     dee:	8c 91       	ld	r24, X
     df0:	8f 73       	andi	r24, 0x3F	; 63
     df2:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     df4:	d7 01       	movw	r26, r14
     df6:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     df8:	80 81       	ld	r24, Z
     dfa:	82 fd       	sbrc	r24, 2
     dfc:	fd cf       	rjmp	.-6      	; 0xdf8 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     dfe:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     e00:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     e02:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     e04:	66 24       	eor	r6, r6
     e06:	68 94       	set
     e08:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     e0a:	77 24       	eor	r7, r7
     e0c:	68 94       	set
     e0e:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     e10:	b8 e0       	ldi	r27, 0x08	; 8
     e12:	ba 83       	std	Y+2, r27	; 0x02
     e14:	69 c0       	rjmp	.+210    	; 0xee8 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     e16:	36 30       	cpi	r19, 0x06	; 6
     e18:	58 f0       	brcs	.+22     	; 0xe30 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     e1a:	43 2e       	mov	r4, r19
     e1c:	55 24       	eor	r5, r5
     e1e:	86 2d       	mov	r24, r6
     e20:	90 e0       	ldi	r25, 0x00	; 0
     e22:	01 96       	adiw	r24, 0x01	; 1
     e24:	84 15       	cp	r24, r4
     e26:	95 05       	cpc	r25, r5
     e28:	24 f4       	brge	.+8      	; 0xe32 <can_auto_baudrate+0x358>
     e2a:	63 94       	inc	r6
     e2c:	36 2d       	mov	r19, r6
     e2e:	01 c0       	rjmp	.+2      	; 0xe32 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     e30:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     e32:	36 2c       	mov	r3, r6
     e34:	33 0e       	add	r3, r19
     e36:	30 94       	com	r3
     e38:	8a 81       	ldd	r24, Y+2	; 0x02
     e3a:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     e3c:	83 2d       	mov	r24, r3
     e3e:	81 50       	subi	r24, 0x01	; 1
     e40:	88 30       	cpi	r24, 0x08	; 8
     e42:	e0 f4       	brcc	.+56     	; 0xe7c <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     e44:	46 2c       	mov	r4, r6
     e46:	55 24       	eor	r5, r5
     e48:	83 2d       	mov	r24, r3
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	dc 01       	movw	r26, r24
     e4e:	11 96       	adiw	r26, 0x01	; 1
     e50:	a3 0f       	add	r26, r19
     e52:	b1 1d       	adc	r27, r1
     e54:	bd 83       	std	Y+5, r27	; 0x05
     e56:	ac 83       	std	Y+4, r26	; 0x04
     e58:	c2 01       	movw	r24, r4
     e5a:	88 0f       	add	r24, r24
     e5c:	99 1f       	adc	r25, r25
     e5e:	88 0f       	add	r24, r24
     e60:	99 1f       	adc	r25, r25
     e62:	8a 17       	cp	r24, r26
     e64:	9b 07       	cpc	r25, r27
     e66:	64 f0       	brlt	.+24     	; 0xe80 <can_auto_baudrate+0x3a6>
     e68:	c2 01       	movw	r24, r4
     e6a:	88 0f       	add	r24, r24
     e6c:	99 1f       	adc	r25, r25
     e6e:	84 0d       	add	r24, r4
     e70:	95 1d       	adc	r25, r5
     e72:	a8 17       	cp	r26, r24
     e74:	b9 07       	cpc	r27, r25
     e76:	84 f5       	brge	.+96     	; 0xed8 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     e78:	2c 2c       	mov	r2, r12
     e7a:	03 c0       	rjmp	.+6      	; 0xe82 <can_auto_baudrate+0x3a8>
     e7c:	2c 2c       	mov	r2, r12
     e7e:	01 c0       	rjmp	.+2      	; 0xe82 <can_auto_baudrate+0x3a8>
     e80:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     e82:	61 30       	cpi	r22, 0x01	; 1
     e84:	09 f4       	brne	.+2      	; 0xe88 <can_auto_baudrate+0x3ae>
     e86:	94 cf       	rjmp	.-216    	; 0xdb0 <can_auto_baudrate+0x2d6>
     e88:	87 2f       	mov	r24, r23
     e8a:	7d 2d       	mov	r23, r13
     e8c:	da 2c       	mov	r13, r10
     e8e:	a7 2c       	mov	r10, r7
     e90:	73 2e       	mov	r7, r19
     e92:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     e94:	31 30       	cpi	r19, 0x01	; 1
     e96:	09 f4       	brne	.+2      	; 0xe9a <can_auto_baudrate+0x3c0>
     e98:	ee ce       	rjmp	.-548    	; 0xc76 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     e9a:	8d 2d       	mov	r24, r13
     e9c:	26 96       	adiw	r28, 0x06	; 6
     e9e:	0f b6       	in	r0, 0x3f	; 63
     ea0:	f8 94       	cli
     ea2:	de bf       	out	0x3e, r29	; 62
     ea4:	0f be       	out	0x3f, r0	; 63
     ea6:	cd bf       	out	0x3d, r28	; 61
     ea8:	df 91       	pop	r29
     eaa:	cf 91       	pop	r28
     eac:	1f 91       	pop	r17
     eae:	0f 91       	pop	r16
     eb0:	ff 90       	pop	r15
     eb2:	ef 90       	pop	r14
     eb4:	df 90       	pop	r13
     eb6:	cf 90       	pop	r12
     eb8:	bf 90       	pop	r11
     eba:	af 90       	pop	r10
     ebc:	9f 90       	pop	r9
     ebe:	8f 90       	pop	r8
     ec0:	7f 90       	pop	r7
     ec2:	6f 90       	pop	r6
     ec4:	5f 90       	pop	r5
     ec6:	4f 90       	pop	r4
     ec8:	3f 90       	pop	r3
     eca:	2f 90       	pop	r2
     ecc:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     ece:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     ed0:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     ed2:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     ed4:	42 2f       	mov	r20, r18
     ed6:	63 cf       	rjmp	.-314    	; 0xd9e <can_auto_baudrate+0x2c4>
     ed8:	87 2f       	mov	r24, r23
     eda:	7d 2d       	mov	r23, r13
     edc:	da 2c       	mov	r13, r10
     ede:	a7 2c       	mov	r10, r7
     ee0:	73 2e       	mov	r7, r19
     ee2:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     ee4:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     ee6:	25 2e       	mov	r2, r21
     ee8:	62 2f       	mov	r22, r18
     eea:	d4 cf       	rjmp	.-88     	; 0xe94 <can_auto_baudrate+0x3ba>

00000eec <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     eec:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     ef0:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     ef4:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	08 95       	ret

00000efc <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     efc:	91 e0       	ldi	r25, 0x01	; 1
     efe:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     f02:	85 30       	cpi	r24, 0x05	; 5
     f04:	31 f4       	brne	.+12     	; 0xf12 <can_fixed_baudrate+0x16>
     f06:	82 e0       	ldi	r24, 0x02	; 2
     f08:	68 e0       	ldi	r22, 0x08	; 8
     f0a:	45 e2       	ldi	r20, 0x25	; 37
     f0c:	0e 94 76 07 	call	0xeec	; 0xeec <Can_conf_bt_flex>
     f10:	06 c0       	rjmp	.+12     	; 0xf1e <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     f12:	10 92 e2 00 	sts	0x00E2, r1
     f16:	10 92 e3 00 	sts	0x00E3, r1
     f1a:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     f1e:	81 e0       	ldi	r24, 0x01	; 1
     f20:	08 95       	ret

00000f22 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     f22:	0f 93       	push	r16
     f24:	1f 93       	push	r17
     f26:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     f28:	87 85       	ldd	r24, Z+15	; 0x0f
     f2a:	88 23       	and	r24, r24
     f2c:	91 f4       	brne	.+36     	; 0xf52 <get_idmask+0x30>
		mask = cmd->id_mask;
     f2e:	02 85       	ldd	r16, Z+10	; 0x0a
     f30:	13 85       	ldd	r17, Z+11	; 0x0b
     f32:	24 85       	ldd	r18, Z+12	; 0x0c
     f34:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     f36:	0f 2e       	mov	r0, r31
     f38:	f2 e1       	ldi	r31, 0x12	; 18
     f3a:	00 0f       	add	r16, r16
     f3c:	11 1f       	adc	r17, r17
     f3e:	22 1f       	adc	r18, r18
     f40:	33 1f       	adc	r19, r19
     f42:	fa 95       	dec	r31
     f44:	d1 f7       	brne	.-12     	; 0xf3a <get_idmask+0x18>
     f46:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     f48:	0f 6f       	ori	r16, 0xFF	; 255
     f4a:	1f 6f       	ori	r17, 0xFF	; 255
     f4c:	23 60       	ori	r18, 0x03	; 3
     f4e:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     f50:	05 c0       	rjmp	.+10     	; 0xf5c <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     f52:	02 85       	ldd	r16, Z+10	; 0x0a
     f54:	13 85       	ldd	r17, Z+11	; 0x0b
     f56:	24 85       	ldd	r18, Z+12	; 0x0c
     f58:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     f5a:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     f5c:	60 2f       	mov	r22, r16
     f5e:	71 2f       	mov	r23, r17
     f60:	82 2f       	mov	r24, r18
     f62:	93 2f       	mov	r25, r19
     f64:	1f 91       	pop	r17
     f66:	0f 91       	pop	r16
     f68:	08 95       	ret

00000f6a <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f6a:	0e 94 7e 07 	call	0xefc	; 0xefc <can_fixed_baudrate>
     f6e:	88 23       	and	r24, r24
     f70:	49 f0       	breq	.+18     	; 0xf84 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     f72:	0e 94 06 05 	call	0xa0c	; 0xa0c <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     f76:	e8 ed       	ldi	r30, 0xD8	; 216
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	82 60       	ori	r24, 0x02	; 2
     f7e:	80 83       	st	Z, r24
    return (1);
     f80:	81 e0       	ldi	r24, 0x01	; 1
     f82:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f84:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     f86:	08 95       	ret

00000f88 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     f88:	e8 ed       	ldi	r30, 0xD8	; 216
     f8a:	f0 e0       	ldi	r31, 0x00	; 0
     f8c:	80 81       	ld	r24, Z
     f8e:	8d 7f       	andi	r24, 0xFD	; 253
     f90:	80 83       	st	Z, r24
}
     f92:	08 95       	ret

00000f94 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     f94:	0f 93       	push	r16
     f96:	1f 93       	push	r17
     f98:	cf 93       	push	r28
     f9a:	df 93       	push	r29
     f9c:	00 d0       	rcall	.+0      	; 0xf9e <can_cmd+0xa>
     f9e:	00 d0       	rcall	.+0      	; 0xfa0 <can_cmd+0xc>
     fa0:	cd b7       	in	r28, 0x3d	; 61
     fa2:	de b7       	in	r29, 0x3e	; 62
     fa4:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     fa6:	dc 01       	movw	r26, r24
     fa8:	11 96       	adiw	r26, 0x01	; 1
     faa:	8c 91       	ld	r24, X
     fac:	11 97       	sbiw	r26, 0x01	; 1
     fae:	8c 30       	cpi	r24, 0x0C	; 12
     fb0:	b1 f4       	brne	.+44     	; 0xfde <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     fb2:	19 96       	adiw	r26, 0x09	; 9
     fb4:	8c 91       	ld	r24, X
     fb6:	19 97       	sbiw	r26, 0x09	; 9
     fb8:	80 36       	cpi	r24, 0x60	; 96
     fba:	69 f4       	brne	.+26     	; 0xfd6 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     fbc:	8c 91       	ld	r24, X
     fbe:	82 95       	swap	r24
     fc0:	80 7f       	andi	r24, 0xF0	; 240
     fc2:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     fc6:	ef ee       	ldi	r30, 0xEF	; 239
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	8f 73       	andi	r24, 0x3F	; 63
     fce:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     fd0:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     fd4:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     fd6:	f8 01       	movw	r30, r16
     fd8:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     fda:	80 e0       	ldi	r24, 0x00	; 0
     fdc:	ac c5       	rjmp	.+2904   	; 0x1b36 <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     fde:	0e 94 18 05 	call	0xa30	; 0xa30 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     fe2:	8f 3f       	cpi	r24, 0xFF	; 255
     fe4:	09 f4       	brne	.+2      	; 0xfe8 <can_cmd+0x54>
     fe6:	a1 c5       	rjmp	.+2882   	; 0x1b2a <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     fe8:	90 e6       	ldi	r25, 0x60	; 96
     fea:	d8 01       	movw	r26, r16
     fec:	19 96       	adiw	r26, 0x09	; 9
     fee:	9c 93       	st	X, r25
     ff0:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     ff2:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     ff4:	82 95       	swap	r24
     ff6:	80 7f       	andi	r24, 0xF0	; 240
     ff8:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     ffc:	ee ee       	ldi	r30, 0xEE	; 238
     ffe:	f0 e0       	ldi	r31, 0x00	; 0
    1000:	11 92       	st	Z+, r1
    1002:	e8 3f       	cpi	r30, 0xF8	; 248
    1004:	f1 05       	cpc	r31, r1
    1006:	e1 f7       	brne	.-8      	; 0x1000 <can_cmd+0x6c>
          
      switch (cmd->cmd)
    1008:	f8 01       	movw	r30, r16
    100a:	81 81       	ldd	r24, Z+1	; 0x01
    100c:	86 30       	cpi	r24, 0x06	; 6
    100e:	09 f4       	brne	.+2      	; 0x1012 <can_cmd+0x7e>
    1010:	56 c2       	rjmp	.+1196   	; 0x14be <can_cmd+0x52a>
    1012:	87 30       	cpi	r24, 0x07	; 7
    1014:	90 f4       	brcc	.+36     	; 0x103a <can_cmd+0xa6>
    1016:	83 30       	cpi	r24, 0x03	; 3
    1018:	09 f4       	brne	.+2      	; 0x101c <can_cmd+0x88>
    101a:	12 c1       	rjmp	.+548    	; 0x1240 <can_cmd+0x2ac>
    101c:	84 30       	cpi	r24, 0x04	; 4
    101e:	30 f4       	brcc	.+12     	; 0x102c <can_cmd+0x98>
    1020:	81 30       	cpi	r24, 0x01	; 1
    1022:	11 f1       	breq	.+68     	; 0x1068 <can_cmd+0xd4>
    1024:	82 30       	cpi	r24, 0x02	; 2
    1026:	09 f0       	breq	.+2      	; 0x102a <can_cmd+0x96>
    1028:	7c c5       	rjmp	.+2808   	; 0x1b22 <can_cmd+0xb8e>
    102a:	98 c0       	rjmp	.+304    	; 0x115c <can_cmd+0x1c8>
    102c:	84 30       	cpi	r24, 0x04	; 4
    102e:	09 f4       	brne	.+2      	; 0x1032 <can_cmd+0x9e>
    1030:	67 c1       	rjmp	.+718    	; 0x1300 <can_cmd+0x36c>
    1032:	85 30       	cpi	r24, 0x05	; 5
    1034:	09 f0       	breq	.+2      	; 0x1038 <can_cmd+0xa4>
    1036:	75 c5       	rjmp	.+2794   	; 0x1b22 <can_cmd+0xb8e>
    1038:	aa c1       	rjmp	.+852    	; 0x138e <can_cmd+0x3fa>
    103a:	89 30       	cpi	r24, 0x09	; 9
    103c:	09 f4       	brne	.+2      	; 0x1040 <can_cmd+0xac>
    103e:	be c3       	rjmp	.+1916   	; 0x17bc <can_cmd+0x828>
    1040:	8a 30       	cpi	r24, 0x0A	; 10
    1042:	38 f4       	brcc	.+14     	; 0x1052 <can_cmd+0xbe>
    1044:	87 30       	cpi	r24, 0x07	; 7
    1046:	09 f4       	brne	.+2      	; 0x104a <can_cmd+0xb6>
    1048:	8f c2       	rjmp	.+1310   	; 0x1568 <can_cmd+0x5d4>
    104a:	88 30       	cpi	r24, 0x08	; 8
    104c:	09 f0       	breq	.+2      	; 0x1050 <can_cmd+0xbc>
    104e:	69 c5       	rjmp	.+2770   	; 0x1b22 <can_cmd+0xb8e>
    1050:	1b c3       	rjmp	.+1590   	; 0x1688 <can_cmd+0x6f4>
    1052:	8a 30       	cpi	r24, 0x0A	; 10
    1054:	21 f0       	breq	.+8      	; 0x105e <can_cmd+0xca>
    1056:	8b 30       	cpi	r24, 0x0B	; 11
    1058:	09 f0       	breq	.+2      	; 0x105c <can_cmd+0xc8>
    105a:	63 c5       	rjmp	.+2758   	; 0x1b22 <can_cmd+0xb8e>
    105c:	b1 c4       	rjmp	.+2402   	; 0x19c0 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    105e:	86 81       	ldd	r24, Z+6	; 0x06
    1060:	88 23       	and	r24, r24
    1062:	09 f0       	breq	.+2      	; 0x1066 <can_cmd+0xd2>
    1064:	49 c4       	rjmp	.+2194   	; 0x18f8 <can_cmd+0x964>
    1066:	57 c4       	rjmp	.+2222   	; 0x1916 <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1068:	f8 01       	movw	r30, r16
    106a:	87 85       	ldd	r24, Z+15	; 0x0f
    106c:	88 23       	and	r24, r24
    106e:	69 f1       	breq	.+90     	; 0x10ca <can_cmd+0x136>
    1070:	94 81       	ldd	r25, Z+4	; 0x04
    1072:	92 95       	swap	r25
    1074:	96 95       	lsr	r25
    1076:	97 70       	andi	r25, 0x07	; 7
    1078:	85 81       	ldd	r24, Z+5	; 0x05
    107a:	88 0f       	add	r24, r24
    107c:	88 0f       	add	r24, r24
    107e:	88 0f       	add	r24, r24
    1080:	89 0f       	add	r24, r25
    1082:	80 93 f3 00 	sts	0x00F3, r24
    1086:	93 81       	ldd	r25, Z+3	; 0x03
    1088:	92 95       	swap	r25
    108a:	96 95       	lsr	r25
    108c:	97 70       	andi	r25, 0x07	; 7
    108e:	84 81       	ldd	r24, Z+4	; 0x04
    1090:	88 0f       	add	r24, r24
    1092:	88 0f       	add	r24, r24
    1094:	88 0f       	add	r24, r24
    1096:	89 0f       	add	r24, r25
    1098:	80 93 f2 00 	sts	0x00F2, r24
    109c:	92 81       	ldd	r25, Z+2	; 0x02
    109e:	92 95       	swap	r25
    10a0:	96 95       	lsr	r25
    10a2:	97 70       	andi	r25, 0x07	; 7
    10a4:	83 81       	ldd	r24, Z+3	; 0x03
    10a6:	88 0f       	add	r24, r24
    10a8:	88 0f       	add	r24, r24
    10aa:	88 0f       	add	r24, r24
    10ac:	89 0f       	add	r24, r25
    10ae:	80 93 f1 00 	sts	0x00F1, r24
    10b2:	82 81       	ldd	r24, Z+2	; 0x02
    10b4:	88 0f       	add	r24, r24
    10b6:	88 0f       	add	r24, r24
    10b8:	88 0f       	add	r24, r24
    10ba:	80 93 f0 00 	sts	0x00F0, r24
    10be:	ef ee       	ldi	r30, 0xEF	; 239
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	80 61       	ori	r24, 0x10	; 16
    10c6:	80 83       	st	Z, r24
    10c8:	16 c0       	rjmp	.+44     	; 0x10f6 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
    10ca:	92 81       	ldd	r25, Z+2	; 0x02
    10cc:	96 95       	lsr	r25
    10ce:	96 95       	lsr	r25
    10d0:	96 95       	lsr	r25
    10d2:	83 81       	ldd	r24, Z+3	; 0x03
    10d4:	82 95       	swap	r24
    10d6:	88 0f       	add	r24, r24
    10d8:	80 7e       	andi	r24, 0xE0	; 224
    10da:	89 0f       	add	r24, r25
    10dc:	80 93 f3 00 	sts	0x00F3, r24
    10e0:	82 81       	ldd	r24, Z+2	; 0x02
    10e2:	82 95       	swap	r24
    10e4:	88 0f       	add	r24, r24
    10e6:	80 7e       	andi	r24, 0xE0	; 224
    10e8:	80 93 f2 00 	sts	0x00F2, r24
    10ec:	ef ee       	ldi	r30, 0xEF	; 239
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	8f 7e       	andi	r24, 0xEF	; 239
    10f4:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    10f6:	f8 01       	movw	r30, r16
    10f8:	86 81       	ldd	r24, Z+6	; 0x06
    10fa:	88 23       	and	r24, r24
    10fc:	79 f0       	breq	.+30     	; 0x111c <can_cmd+0x188>
    10fe:	80 e0       	ldi	r24, 0x00	; 0
    1100:	2a ef       	ldi	r18, 0xFA	; 250
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	f8 01       	movw	r30, r16
    1106:	a7 81       	ldd	r26, Z+7	; 0x07
    1108:	b0 85       	ldd	r27, Z+8	; 0x08
    110a:	a8 0f       	add	r26, r24
    110c:	b1 1d       	adc	r27, r1
    110e:	9c 91       	ld	r25, X
    1110:	d9 01       	movw	r26, r18
    1112:	9c 93       	st	X, r25
    1114:	8f 5f       	subi	r24, 0xFF	; 255
    1116:	96 81       	ldd	r25, Z+6	; 0x06
    1118:	89 17       	cp	r24, r25
    111a:	a0 f3       	brcs	.-24     	; 0x1104 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
    111c:	f8 01       	movw	r30, r16
    111e:	86 85       	ldd	r24, Z+14	; 0x0e
    1120:	88 23       	and	r24, r24
    1122:	31 f0       	breq	.+12     	; 0x1130 <can_cmd+0x19c>
    1124:	e0 ef       	ldi	r30, 0xF0	; 240
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	84 60       	ori	r24, 0x04	; 4
    112c:	80 83       	st	Z, r24
    112e:	05 c0       	rjmp	.+10     	; 0x113a <can_cmd+0x1a6>
            else Can_clear_rtr();    
    1130:	e0 ef       	ldi	r30, 0xF0	; 240
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	80 81       	ld	r24, Z
    1136:	8b 7f       	andi	r24, 0xFB	; 251
    1138:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    113a:	ef ee       	ldi	r30, 0xEF	; 239
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	90 81       	ld	r25, Z
    1140:	d8 01       	movw	r26, r16
    1142:	16 96       	adiw	r26, 0x06	; 6
    1144:	8c 91       	ld	r24, X
    1146:	16 97       	sbiw	r26, 0x06	; 6
    1148:	89 2b       	or	r24, r25
    114a:	80 83       	st	Z, r24
          Can_config_tx();
    114c:	80 81       	ld	r24, Z
    114e:	8f 73       	andi	r24, 0x3F	; 63
    1150:	80 83       	st	Z, r24
    1152:	80 81       	ld	r24, Z
    1154:	80 64       	ori	r24, 0x40	; 64
    1156:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1158:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    115a:	ed c4       	rjmp	.+2522   	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    115c:	f8 01       	movw	r30, r16
    115e:	87 85       	ldd	r24, Z+15	; 0x0f
    1160:	88 23       	and	r24, r24
    1162:	69 f1       	breq	.+90     	; 0x11be <can_cmd+0x22a>
    1164:	94 81       	ldd	r25, Z+4	; 0x04
    1166:	92 95       	swap	r25
    1168:	96 95       	lsr	r25
    116a:	97 70       	andi	r25, 0x07	; 7
    116c:	85 81       	ldd	r24, Z+5	; 0x05
    116e:	88 0f       	add	r24, r24
    1170:	88 0f       	add	r24, r24
    1172:	88 0f       	add	r24, r24
    1174:	89 0f       	add	r24, r25
    1176:	80 93 f3 00 	sts	0x00F3, r24
    117a:	93 81       	ldd	r25, Z+3	; 0x03
    117c:	92 95       	swap	r25
    117e:	96 95       	lsr	r25
    1180:	97 70       	andi	r25, 0x07	; 7
    1182:	84 81       	ldd	r24, Z+4	; 0x04
    1184:	88 0f       	add	r24, r24
    1186:	88 0f       	add	r24, r24
    1188:	88 0f       	add	r24, r24
    118a:	89 0f       	add	r24, r25
    118c:	80 93 f2 00 	sts	0x00F2, r24
    1190:	92 81       	ldd	r25, Z+2	; 0x02
    1192:	92 95       	swap	r25
    1194:	96 95       	lsr	r25
    1196:	97 70       	andi	r25, 0x07	; 7
    1198:	83 81       	ldd	r24, Z+3	; 0x03
    119a:	88 0f       	add	r24, r24
    119c:	88 0f       	add	r24, r24
    119e:	88 0f       	add	r24, r24
    11a0:	89 0f       	add	r24, r25
    11a2:	80 93 f1 00 	sts	0x00F1, r24
    11a6:	82 81       	ldd	r24, Z+2	; 0x02
    11a8:	88 0f       	add	r24, r24
    11aa:	88 0f       	add	r24, r24
    11ac:	88 0f       	add	r24, r24
    11ae:	80 93 f0 00 	sts	0x00F0, r24
    11b2:	ef ee       	ldi	r30, 0xEF	; 239
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	80 81       	ld	r24, Z
    11b8:	80 61       	ori	r24, 0x10	; 16
    11ba:	80 83       	st	Z, r24
    11bc:	16 c0       	rjmp	.+44     	; 0x11ea <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
    11be:	92 81       	ldd	r25, Z+2	; 0x02
    11c0:	96 95       	lsr	r25
    11c2:	96 95       	lsr	r25
    11c4:	96 95       	lsr	r25
    11c6:	83 81       	ldd	r24, Z+3	; 0x03
    11c8:	82 95       	swap	r24
    11ca:	88 0f       	add	r24, r24
    11cc:	80 7e       	andi	r24, 0xE0	; 224
    11ce:	89 0f       	add	r24, r25
    11d0:	80 93 f3 00 	sts	0x00F3, r24
    11d4:	82 81       	ldd	r24, Z+2	; 0x02
    11d6:	82 95       	swap	r24
    11d8:	88 0f       	add	r24, r24
    11da:	80 7e       	andi	r24, 0xE0	; 224
    11dc:	80 93 f2 00 	sts	0x00F2, r24
    11e0:	ef ee       	ldi	r30, 0xEF	; 239
    11e2:	f0 e0       	ldi	r31, 0x00	; 0
    11e4:	80 81       	ld	r24, Z
    11e6:	8f 7e       	andi	r24, 0xEF	; 239
    11e8:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    11ea:	f8 01       	movw	r30, r16
    11ec:	86 81       	ldd	r24, Z+6	; 0x06
    11ee:	88 23       	and	r24, r24
    11f0:	79 f0       	breq	.+30     	; 0x1210 <can_cmd+0x27c>
    11f2:	80 e0       	ldi	r24, 0x00	; 0
    11f4:	2a ef       	ldi	r18, 0xFA	; 250
    11f6:	30 e0       	ldi	r19, 0x00	; 0
    11f8:	f8 01       	movw	r30, r16
    11fa:	a7 81       	ldd	r26, Z+7	; 0x07
    11fc:	b0 85       	ldd	r27, Z+8	; 0x08
    11fe:	a8 0f       	add	r26, r24
    1200:	b1 1d       	adc	r27, r1
    1202:	9c 91       	ld	r25, X
    1204:	d9 01       	movw	r26, r18
    1206:	9c 93       	st	X, r25
    1208:	8f 5f       	subi	r24, 0xFF	; 255
    120a:	96 81       	ldd	r25, Z+6	; 0x06
    120c:	89 17       	cp	r24, r25
    120e:	a0 f3       	brcs	.-24     	; 0x11f8 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
    1210:	f8 01       	movw	r30, r16
    1212:	16 86       	std	Z+14, r1	; 0x0e
    1214:	e0 ef       	ldi	r30, 0xF0	; 240
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	8b 7f       	andi	r24, 0xFB	; 251
    121c:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    121e:	ef ee       	ldi	r30, 0xEF	; 239
    1220:	f0 e0       	ldi	r31, 0x00	; 0
    1222:	90 81       	ld	r25, Z
    1224:	d8 01       	movw	r26, r16
    1226:	16 96       	adiw	r26, 0x06	; 6
    1228:	8c 91       	ld	r24, X
    122a:	16 97       	sbiw	r26, 0x06	; 6
    122c:	89 2b       	or	r24, r25
    122e:	80 83       	st	Z, r24
          Can_config_tx();
    1230:	80 81       	ld	r24, Z
    1232:	8f 73       	andi	r24, 0x3F	; 63
    1234:	80 83       	st	Z, r24
    1236:	80 81       	ld	r24, Z
    1238:	80 64       	ori	r24, 0x40	; 64
    123a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    123c:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    123e:	7b c4       	rjmp	.+2294   	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1240:	f8 01       	movw	r30, r16
    1242:	87 85       	ldd	r24, Z+15	; 0x0f
    1244:	88 23       	and	r24, r24
    1246:	69 f1       	breq	.+90     	; 0x12a2 <can_cmd+0x30e>
    1248:	94 81       	ldd	r25, Z+4	; 0x04
    124a:	92 95       	swap	r25
    124c:	96 95       	lsr	r25
    124e:	97 70       	andi	r25, 0x07	; 7
    1250:	85 81       	ldd	r24, Z+5	; 0x05
    1252:	88 0f       	add	r24, r24
    1254:	88 0f       	add	r24, r24
    1256:	88 0f       	add	r24, r24
    1258:	89 0f       	add	r24, r25
    125a:	80 93 f3 00 	sts	0x00F3, r24
    125e:	93 81       	ldd	r25, Z+3	; 0x03
    1260:	92 95       	swap	r25
    1262:	96 95       	lsr	r25
    1264:	97 70       	andi	r25, 0x07	; 7
    1266:	84 81       	ldd	r24, Z+4	; 0x04
    1268:	88 0f       	add	r24, r24
    126a:	88 0f       	add	r24, r24
    126c:	88 0f       	add	r24, r24
    126e:	89 0f       	add	r24, r25
    1270:	80 93 f2 00 	sts	0x00F2, r24
    1274:	92 81       	ldd	r25, Z+2	; 0x02
    1276:	92 95       	swap	r25
    1278:	96 95       	lsr	r25
    127a:	97 70       	andi	r25, 0x07	; 7
    127c:	83 81       	ldd	r24, Z+3	; 0x03
    127e:	88 0f       	add	r24, r24
    1280:	88 0f       	add	r24, r24
    1282:	88 0f       	add	r24, r24
    1284:	89 0f       	add	r24, r25
    1286:	80 93 f1 00 	sts	0x00F1, r24
    128a:	82 81       	ldd	r24, Z+2	; 0x02
    128c:	88 0f       	add	r24, r24
    128e:	88 0f       	add	r24, r24
    1290:	88 0f       	add	r24, r24
    1292:	80 93 f0 00 	sts	0x00F0, r24
    1296:	ef ee       	ldi	r30, 0xEF	; 239
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	80 61       	ori	r24, 0x10	; 16
    129e:	80 83       	st	Z, r24
    12a0:	16 c0       	rjmp	.+44     	; 0x12ce <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
    12a2:	92 81       	ldd	r25, Z+2	; 0x02
    12a4:	96 95       	lsr	r25
    12a6:	96 95       	lsr	r25
    12a8:	96 95       	lsr	r25
    12aa:	83 81       	ldd	r24, Z+3	; 0x03
    12ac:	82 95       	swap	r24
    12ae:	88 0f       	add	r24, r24
    12b0:	80 7e       	andi	r24, 0xE0	; 224
    12b2:	89 0f       	add	r24, r25
    12b4:	80 93 f3 00 	sts	0x00F3, r24
    12b8:	82 81       	ldd	r24, Z+2	; 0x02
    12ba:	82 95       	swap	r24
    12bc:	88 0f       	add	r24, r24
    12be:	80 7e       	andi	r24, 0xE0	; 224
    12c0:	80 93 f2 00 	sts	0x00F2, r24
    12c4:	ef ee       	ldi	r30, 0xEF	; 239
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 81       	ld	r24, Z
    12ca:	8f 7e       	andi	r24, 0xEF	; 239
    12cc:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    12ce:	81 e0       	ldi	r24, 0x01	; 1
    12d0:	f8 01       	movw	r30, r16
    12d2:	86 87       	std	Z+14, r24	; 0x0e
    12d4:	e0 ef       	ldi	r30, 0xF0	; 240
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	84 60       	ori	r24, 0x04	; 4
    12dc:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    12de:	ef ee       	ldi	r30, 0xEF	; 239
    12e0:	f0 e0       	ldi	r31, 0x00	; 0
    12e2:	90 81       	ld	r25, Z
    12e4:	d8 01       	movw	r26, r16
    12e6:	16 96       	adiw	r26, 0x06	; 6
    12e8:	8c 91       	ld	r24, X
    12ea:	16 97       	sbiw	r26, 0x06	; 6
    12ec:	89 2b       	or	r24, r25
    12ee:	80 83       	st	Z, r24
          Can_config_tx();
    12f0:	80 81       	ld	r24, Z
    12f2:	8f 73       	andi	r24, 0x3F	; 63
    12f4:	80 83       	st	Z, r24
    12f6:	80 81       	ld	r24, Z
    12f8:	80 64       	ori	r24, 0x40	; 64
    12fa:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    12fc:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    12fe:	1b c4       	rjmp	.+2102   	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1300:	8f ef       	ldi	r24, 0xFF	; 255
    1302:	9f ef       	ldi	r25, 0xFF	; 255
    1304:	dc 01       	movw	r26, r24
    1306:	89 83       	std	Y+1, r24	; 0x01
    1308:	9a 83       	std	Y+2, r25	; 0x02
    130a:	ab 83       	std	Y+3, r26	; 0x03
    130c:	bc 83       	std	Y+4, r27	; 0x04
    130e:	9b 81       	ldd	r25, Y+3	; 0x03
    1310:	92 95       	swap	r25
    1312:	96 95       	lsr	r25
    1314:	97 70       	andi	r25, 0x07	; 7
    1316:	8c 81       	ldd	r24, Y+4	; 0x04
    1318:	88 0f       	add	r24, r24
    131a:	88 0f       	add	r24, r24
    131c:	88 0f       	add	r24, r24
    131e:	89 0f       	add	r24, r25
    1320:	80 93 f7 00 	sts	0x00F7, r24
    1324:	9a 81       	ldd	r25, Y+2	; 0x02
    1326:	92 95       	swap	r25
    1328:	96 95       	lsr	r25
    132a:	97 70       	andi	r25, 0x07	; 7
    132c:	8b 81       	ldd	r24, Y+3	; 0x03
    132e:	88 0f       	add	r24, r24
    1330:	88 0f       	add	r24, r24
    1332:	88 0f       	add	r24, r24
    1334:	89 0f       	add	r24, r25
    1336:	80 93 f6 00 	sts	0x00F6, r24
    133a:	99 81       	ldd	r25, Y+1	; 0x01
    133c:	92 95       	swap	r25
    133e:	96 95       	lsr	r25
    1340:	97 70       	andi	r25, 0x07	; 7
    1342:	8a 81       	ldd	r24, Y+2	; 0x02
    1344:	88 0f       	add	r24, r24
    1346:	88 0f       	add	r24, r24
    1348:	88 0f       	add	r24, r24
    134a:	89 0f       	add	r24, r25
    134c:	80 93 f5 00 	sts	0x00F5, r24
    1350:	89 81       	ldd	r24, Y+1	; 0x01
    1352:	88 0f       	add	r24, r24
    1354:	88 0f       	add	r24, r24
    1356:	88 0f       	add	r24, r24
    1358:	24 ef       	ldi	r18, 0xF4	; 244
    135a:	30 e0       	ldi	r19, 0x00	; 0
    135c:	f9 01       	movw	r30, r18
    135e:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1360:	ef ee       	ldi	r30, 0xEF	; 239
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	90 81       	ld	r25, Z
    1366:	d8 01       	movw	r26, r16
    1368:	16 96       	adiw	r26, 0x06	; 6
    136a:	8c 91       	ld	r24, X
    136c:	89 2b       	or	r24, r25
    136e:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1370:	d9 01       	movw	r26, r18
    1372:	8c 91       	ld	r24, X
    1374:	8b 7f       	andi	r24, 0xFB	; 251
    1376:	8c 93       	st	X, r24
          Can_clear_idemsk();
    1378:	8c 91       	ld	r24, X
    137a:	8e 7f       	andi	r24, 0xFE	; 254
    137c:	8c 93       	st	X, r24
          Can_config_rx();       
    137e:	80 81       	ld	r24, Z
    1380:	8f 73       	andi	r24, 0x3F	; 63
    1382:	80 83       	st	Z, r24
    1384:	80 81       	ld	r24, Z
    1386:	80 68       	ori	r24, 0x80	; 128
    1388:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    138a:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    138c:	d4 c3       	rjmp	.+1960   	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    138e:	f8 01       	movw	r30, r16
    1390:	87 85       	ldd	r24, Z+15	; 0x0f
    1392:	88 23       	and	r24, r24
    1394:	69 f1       	breq	.+90     	; 0x13f0 <can_cmd+0x45c>
    1396:	94 81       	ldd	r25, Z+4	; 0x04
    1398:	92 95       	swap	r25
    139a:	96 95       	lsr	r25
    139c:	97 70       	andi	r25, 0x07	; 7
    139e:	85 81       	ldd	r24, Z+5	; 0x05
    13a0:	88 0f       	add	r24, r24
    13a2:	88 0f       	add	r24, r24
    13a4:	88 0f       	add	r24, r24
    13a6:	89 0f       	add	r24, r25
    13a8:	80 93 f3 00 	sts	0x00F3, r24
    13ac:	93 81       	ldd	r25, Z+3	; 0x03
    13ae:	92 95       	swap	r25
    13b0:	96 95       	lsr	r25
    13b2:	97 70       	andi	r25, 0x07	; 7
    13b4:	84 81       	ldd	r24, Z+4	; 0x04
    13b6:	88 0f       	add	r24, r24
    13b8:	88 0f       	add	r24, r24
    13ba:	88 0f       	add	r24, r24
    13bc:	89 0f       	add	r24, r25
    13be:	80 93 f2 00 	sts	0x00F2, r24
    13c2:	92 81       	ldd	r25, Z+2	; 0x02
    13c4:	92 95       	swap	r25
    13c6:	96 95       	lsr	r25
    13c8:	97 70       	andi	r25, 0x07	; 7
    13ca:	83 81       	ldd	r24, Z+3	; 0x03
    13cc:	88 0f       	add	r24, r24
    13ce:	88 0f       	add	r24, r24
    13d0:	88 0f       	add	r24, r24
    13d2:	89 0f       	add	r24, r25
    13d4:	80 93 f1 00 	sts	0x00F1, r24
    13d8:	82 81       	ldd	r24, Z+2	; 0x02
    13da:	88 0f       	add	r24, r24
    13dc:	88 0f       	add	r24, r24
    13de:	88 0f       	add	r24, r24
    13e0:	80 93 f0 00 	sts	0x00F0, r24
    13e4:	ef ee       	ldi	r30, 0xEF	; 239
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	80 61       	ori	r24, 0x10	; 16
    13ec:	80 83       	st	Z, r24
    13ee:	16 c0       	rjmp	.+44     	; 0x141c <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    13f0:	92 81       	ldd	r25, Z+2	; 0x02
    13f2:	96 95       	lsr	r25
    13f4:	96 95       	lsr	r25
    13f6:	96 95       	lsr	r25
    13f8:	83 81       	ldd	r24, Z+3	; 0x03
    13fa:	82 95       	swap	r24
    13fc:	88 0f       	add	r24, r24
    13fe:	80 7e       	andi	r24, 0xE0	; 224
    1400:	89 0f       	add	r24, r25
    1402:	80 93 f3 00 	sts	0x00F3, r24
    1406:	82 81       	ldd	r24, Z+2	; 0x02
    1408:	82 95       	swap	r24
    140a:	88 0f       	add	r24, r24
    140c:	80 7e       	andi	r24, 0xE0	; 224
    140e:	80 93 f2 00 	sts	0x00F2, r24
    1412:	ef ee       	ldi	r30, 0xEF	; 239
    1414:	f0 e0       	ldi	r31, 0x00	; 0
    1416:	80 81       	ld	r24, Z
    1418:	8f 7e       	andi	r24, 0xEF	; 239
    141a:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    141c:	8f ef       	ldi	r24, 0xFF	; 255
    141e:	9f ef       	ldi	r25, 0xFF	; 255
    1420:	dc 01       	movw	r26, r24
    1422:	89 83       	std	Y+1, r24	; 0x01
    1424:	9a 83       	std	Y+2, r25	; 0x02
    1426:	ab 83       	std	Y+3, r26	; 0x03
    1428:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    142a:	9b 81       	ldd	r25, Y+3	; 0x03
    142c:	92 95       	swap	r25
    142e:	96 95       	lsr	r25
    1430:	97 70       	andi	r25, 0x07	; 7
    1432:	8c 81       	ldd	r24, Y+4	; 0x04
    1434:	88 0f       	add	r24, r24
    1436:	88 0f       	add	r24, r24
    1438:	88 0f       	add	r24, r24
    143a:	89 0f       	add	r24, r25
    143c:	80 93 f7 00 	sts	0x00F7, r24
    1440:	9a 81       	ldd	r25, Y+2	; 0x02
    1442:	92 95       	swap	r25
    1444:	96 95       	lsr	r25
    1446:	97 70       	andi	r25, 0x07	; 7
    1448:	8b 81       	ldd	r24, Y+3	; 0x03
    144a:	88 0f       	add	r24, r24
    144c:	88 0f       	add	r24, r24
    144e:	88 0f       	add	r24, r24
    1450:	89 0f       	add	r24, r25
    1452:	80 93 f6 00 	sts	0x00F6, r24
    1456:	99 81       	ldd	r25, Y+1	; 0x01
    1458:	92 95       	swap	r25
    145a:	96 95       	lsr	r25
    145c:	97 70       	andi	r25, 0x07	; 7
    145e:	8a 81       	ldd	r24, Y+2	; 0x02
    1460:	88 0f       	add	r24, r24
    1462:	88 0f       	add	r24, r24
    1464:	88 0f       	add	r24, r24
    1466:	89 0f       	add	r24, r25
    1468:	80 93 f5 00 	sts	0x00F5, r24
    146c:	89 81       	ldd	r24, Y+1	; 0x01
    146e:	88 0f       	add	r24, r24
    1470:	88 0f       	add	r24, r24
    1472:	88 0f       	add	r24, r24
    1474:	44 ef       	ldi	r20, 0xF4	; 244
    1476:	50 e0       	ldi	r21, 0x00	; 0
    1478:	fa 01       	movw	r30, r20
    147a:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    147c:	ef ee       	ldi	r30, 0xEF	; 239
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	90 81       	ld	r25, Z
    1482:	d8 01       	movw	r26, r16
    1484:	16 96       	adiw	r26, 0x06	; 6
    1486:	8c 91       	ld	r24, X
    1488:	16 97       	sbiw	r26, 0x06	; 6
    148a:	89 2b       	or	r24, r25
    148c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    148e:	1e 96       	adiw	r26, 0x0e	; 14
    1490:	1c 92       	st	X, r1
    1492:	da 01       	movw	r26, r20
    1494:	8c 91       	ld	r24, X
    1496:	84 60       	ori	r24, 0x04	; 4
    1498:	8c 93       	st	X, r24
    149a:	80 ef       	ldi	r24, 0xF0	; 240
    149c:	90 e0       	ldi	r25, 0x00	; 0
    149e:	dc 01       	movw	r26, r24
    14a0:	2c 91       	ld	r18, X
    14a2:	2b 7f       	andi	r18, 0xFB	; 251
    14a4:	2c 93       	st	X, r18
          Can_set_idemsk();
    14a6:	da 01       	movw	r26, r20
    14a8:	8c 91       	ld	r24, X
    14aa:	81 60       	ori	r24, 0x01	; 1
    14ac:	8c 93       	st	X, r24
          Can_config_rx()    
    14ae:	80 81       	ld	r24, Z
    14b0:	8f 73       	andi	r24, 0x3F	; 63
    14b2:	80 83       	st	Z, r24
    14b4:	80 81       	ld	r24, Z
    14b6:	80 68       	ori	r24, 0x80	; 128
    14b8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14ba:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    14bc:	3c c3       	rjmp	.+1656   	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    14be:	8f ef       	ldi	r24, 0xFF	; 255
    14c0:	9f ef       	ldi	r25, 0xFF	; 255
    14c2:	dc 01       	movw	r26, r24
    14c4:	89 83       	std	Y+1, r24	; 0x01
    14c6:	9a 83       	std	Y+2, r25	; 0x02
    14c8:	ab 83       	std	Y+3, r26	; 0x03
    14ca:	bc 83       	std	Y+4, r27	; 0x04
    14cc:	9b 81       	ldd	r25, Y+3	; 0x03
    14ce:	92 95       	swap	r25
    14d0:	96 95       	lsr	r25
    14d2:	97 70       	andi	r25, 0x07	; 7
    14d4:	8c 81       	ldd	r24, Y+4	; 0x04
    14d6:	88 0f       	add	r24, r24
    14d8:	88 0f       	add	r24, r24
    14da:	88 0f       	add	r24, r24
    14dc:	89 0f       	add	r24, r25
    14de:	80 93 f7 00 	sts	0x00F7, r24
    14e2:	9a 81       	ldd	r25, Y+2	; 0x02
    14e4:	92 95       	swap	r25
    14e6:	96 95       	lsr	r25
    14e8:	97 70       	andi	r25, 0x07	; 7
    14ea:	8b 81       	ldd	r24, Y+3	; 0x03
    14ec:	88 0f       	add	r24, r24
    14ee:	88 0f       	add	r24, r24
    14f0:	88 0f       	add	r24, r24
    14f2:	89 0f       	add	r24, r25
    14f4:	80 93 f6 00 	sts	0x00F6, r24
    14f8:	99 81       	ldd	r25, Y+1	; 0x01
    14fa:	92 95       	swap	r25
    14fc:	96 95       	lsr	r25
    14fe:	97 70       	andi	r25, 0x07	; 7
    1500:	8a 81       	ldd	r24, Y+2	; 0x02
    1502:	88 0f       	add	r24, r24
    1504:	88 0f       	add	r24, r24
    1506:	88 0f       	add	r24, r24
    1508:	89 0f       	add	r24, r25
    150a:	80 93 f5 00 	sts	0x00F5, r24
    150e:	89 81       	ldd	r24, Y+1	; 0x01
    1510:	88 0f       	add	r24, r24
    1512:	88 0f       	add	r24, r24
    1514:	88 0f       	add	r24, r24
    1516:	44 ef       	ldi	r20, 0xF4	; 244
    1518:	50 e0       	ldi	r21, 0x00	; 0
    151a:	fa 01       	movw	r30, r20
    151c:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    151e:	ef ee       	ldi	r30, 0xEF	; 239
    1520:	f0 e0       	ldi	r31, 0x00	; 0
    1522:	90 81       	ld	r25, Z
    1524:	d8 01       	movw	r26, r16
    1526:	16 96       	adiw	r26, 0x06	; 6
    1528:	8c 91       	ld	r24, X
    152a:	16 97       	sbiw	r26, 0x06	; 6
    152c:	89 2b       	or	r24, r25
    152e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1530:	81 e0       	ldi	r24, 0x01	; 1
    1532:	1e 96       	adiw	r26, 0x0e	; 14
    1534:	8c 93       	st	X, r24
    1536:	da 01       	movw	r26, r20
    1538:	8c 91       	ld	r24, X
    153a:	84 60       	ori	r24, 0x04	; 4
    153c:	8c 93       	st	X, r24
    153e:	80 ef       	ldi	r24, 0xF0	; 240
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	dc 01       	movw	r26, r24
    1544:	2c 91       	ld	r18, X
    1546:	24 60       	ori	r18, 0x04	; 4
    1548:	2c 93       	st	X, r18
          Can_clear_rplv();
    154a:	80 81       	ld	r24, Z
    154c:	8f 7d       	andi	r24, 0xDF	; 223
    154e:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1550:	da 01       	movw	r26, r20
    1552:	8c 91       	ld	r24, X
    1554:	8e 7f       	andi	r24, 0xFE	; 254
    1556:	8c 93       	st	X, r24
          Can_config_rx();       
    1558:	80 81       	ld	r24, Z
    155a:	8f 73       	andi	r24, 0x3F	; 63
    155c:	80 83       	st	Z, r24
    155e:	80 81       	ld	r24, Z
    1560:	80 68       	ori	r24, 0x80	; 128
    1562:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1564:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1566:	e7 c2       	rjmp	.+1486   	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1568:	f8 01       	movw	r30, r16
    156a:	87 85       	ldd	r24, Z+15	; 0x0f
    156c:	88 23       	and	r24, r24
    156e:	69 f1       	breq	.+90     	; 0x15ca <can_cmd+0x636>
    1570:	94 81       	ldd	r25, Z+4	; 0x04
    1572:	92 95       	swap	r25
    1574:	96 95       	lsr	r25
    1576:	97 70       	andi	r25, 0x07	; 7
    1578:	85 81       	ldd	r24, Z+5	; 0x05
    157a:	88 0f       	add	r24, r24
    157c:	88 0f       	add	r24, r24
    157e:	88 0f       	add	r24, r24
    1580:	89 0f       	add	r24, r25
    1582:	80 93 f3 00 	sts	0x00F3, r24
    1586:	93 81       	ldd	r25, Z+3	; 0x03
    1588:	92 95       	swap	r25
    158a:	96 95       	lsr	r25
    158c:	97 70       	andi	r25, 0x07	; 7
    158e:	84 81       	ldd	r24, Z+4	; 0x04
    1590:	88 0f       	add	r24, r24
    1592:	88 0f       	add	r24, r24
    1594:	88 0f       	add	r24, r24
    1596:	89 0f       	add	r24, r25
    1598:	80 93 f2 00 	sts	0x00F2, r24
    159c:	92 81       	ldd	r25, Z+2	; 0x02
    159e:	92 95       	swap	r25
    15a0:	96 95       	lsr	r25
    15a2:	97 70       	andi	r25, 0x07	; 7
    15a4:	83 81       	ldd	r24, Z+3	; 0x03
    15a6:	88 0f       	add	r24, r24
    15a8:	88 0f       	add	r24, r24
    15aa:	88 0f       	add	r24, r24
    15ac:	89 0f       	add	r24, r25
    15ae:	80 93 f1 00 	sts	0x00F1, r24
    15b2:	82 81       	ldd	r24, Z+2	; 0x02
    15b4:	88 0f       	add	r24, r24
    15b6:	88 0f       	add	r24, r24
    15b8:	88 0f       	add	r24, r24
    15ba:	80 93 f0 00 	sts	0x00F0, r24
    15be:	ef ee       	ldi	r30, 0xEF	; 239
    15c0:	f0 e0       	ldi	r31, 0x00	; 0
    15c2:	80 81       	ld	r24, Z
    15c4:	80 61       	ori	r24, 0x10	; 16
    15c6:	80 83       	st	Z, r24
    15c8:	16 c0       	rjmp	.+44     	; 0x15f6 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    15ca:	92 81       	ldd	r25, Z+2	; 0x02
    15cc:	96 95       	lsr	r25
    15ce:	96 95       	lsr	r25
    15d0:	96 95       	lsr	r25
    15d2:	83 81       	ldd	r24, Z+3	; 0x03
    15d4:	82 95       	swap	r24
    15d6:	88 0f       	add	r24, r24
    15d8:	80 7e       	andi	r24, 0xE0	; 224
    15da:	89 0f       	add	r24, r25
    15dc:	80 93 f3 00 	sts	0x00F3, r24
    15e0:	82 81       	ldd	r24, Z+2	; 0x02
    15e2:	82 95       	swap	r24
    15e4:	88 0f       	add	r24, r24
    15e6:	80 7e       	andi	r24, 0xE0	; 224
    15e8:	80 93 f2 00 	sts	0x00F2, r24
    15ec:	ef ee       	ldi	r30, 0xEF	; 239
    15ee:	f0 e0       	ldi	r31, 0x00	; 0
    15f0:	80 81       	ld	r24, Z
    15f2:	8f 7e       	andi	r24, 0xEF	; 239
    15f4:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    15f6:	c8 01       	movw	r24, r16
    15f8:	0e 94 91 07 	call	0xf22	; 0xf22 <get_idmask>
    15fc:	dc 01       	movw	r26, r24
    15fe:	cb 01       	movw	r24, r22
    1600:	89 83       	std	Y+1, r24	; 0x01
    1602:	9a 83       	std	Y+2, r25	; 0x02
    1604:	ab 83       	std	Y+3, r26	; 0x03
    1606:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1608:	9b 81       	ldd	r25, Y+3	; 0x03
    160a:	92 95       	swap	r25
    160c:	96 95       	lsr	r25
    160e:	97 70       	andi	r25, 0x07	; 7
    1610:	8c 81       	ldd	r24, Y+4	; 0x04
    1612:	88 0f       	add	r24, r24
    1614:	88 0f       	add	r24, r24
    1616:	88 0f       	add	r24, r24
    1618:	89 0f       	add	r24, r25
    161a:	80 93 f7 00 	sts	0x00F7, r24
    161e:	9a 81       	ldd	r25, Y+2	; 0x02
    1620:	92 95       	swap	r25
    1622:	96 95       	lsr	r25
    1624:	97 70       	andi	r25, 0x07	; 7
    1626:	8b 81       	ldd	r24, Y+3	; 0x03
    1628:	88 0f       	add	r24, r24
    162a:	88 0f       	add	r24, r24
    162c:	88 0f       	add	r24, r24
    162e:	89 0f       	add	r24, r25
    1630:	80 93 f6 00 	sts	0x00F6, r24
    1634:	99 81       	ldd	r25, Y+1	; 0x01
    1636:	92 95       	swap	r25
    1638:	96 95       	lsr	r25
    163a:	97 70       	andi	r25, 0x07	; 7
    163c:	8a 81       	ldd	r24, Y+2	; 0x02
    163e:	88 0f       	add	r24, r24
    1640:	88 0f       	add	r24, r24
    1642:	88 0f       	add	r24, r24
    1644:	89 0f       	add	r24, r25
    1646:	80 93 f5 00 	sts	0x00F5, r24
    164a:	89 81       	ldd	r24, Y+1	; 0x01
    164c:	88 0f       	add	r24, r24
    164e:	88 0f       	add	r24, r24
    1650:	88 0f       	add	r24, r24
    1652:	24 ef       	ldi	r18, 0xF4	; 244
    1654:	30 e0       	ldi	r19, 0x00	; 0
    1656:	f9 01       	movw	r30, r18
    1658:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    165a:	ef ee       	ldi	r30, 0xEF	; 239
    165c:	f0 e0       	ldi	r31, 0x00	; 0
    165e:	90 81       	ld	r25, Z
    1660:	d8 01       	movw	r26, r16
    1662:	16 96       	adiw	r26, 0x06	; 6
    1664:	8c 91       	ld	r24, X
    1666:	89 2b       	or	r24, r25
    1668:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    166a:	d9 01       	movw	r26, r18
    166c:	8c 91       	ld	r24, X
    166e:	8b 7f       	andi	r24, 0xFB	; 251
    1670:	8c 93       	st	X, r24
          Can_set_idemsk();
    1672:	8c 91       	ld	r24, X
    1674:	81 60       	ori	r24, 0x01	; 1
    1676:	8c 93       	st	X, r24
          Can_config_rx();       
    1678:	80 81       	ld	r24, Z
    167a:	8f 73       	andi	r24, 0x3F	; 63
    167c:	80 83       	st	Z, r24
    167e:	80 81       	ld	r24, Z
    1680:	80 68       	ori	r24, 0x80	; 128
    1682:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1684:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1686:	57 c2       	rjmp	.+1198   	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1688:	f8 01       	movw	r30, r16
    168a:	87 85       	ldd	r24, Z+15	; 0x0f
    168c:	88 23       	and	r24, r24
    168e:	69 f1       	breq	.+90     	; 0x16ea <can_cmd+0x756>
    1690:	94 81       	ldd	r25, Z+4	; 0x04
    1692:	92 95       	swap	r25
    1694:	96 95       	lsr	r25
    1696:	97 70       	andi	r25, 0x07	; 7
    1698:	85 81       	ldd	r24, Z+5	; 0x05
    169a:	88 0f       	add	r24, r24
    169c:	88 0f       	add	r24, r24
    169e:	88 0f       	add	r24, r24
    16a0:	89 0f       	add	r24, r25
    16a2:	80 93 f3 00 	sts	0x00F3, r24
    16a6:	93 81       	ldd	r25, Z+3	; 0x03
    16a8:	92 95       	swap	r25
    16aa:	96 95       	lsr	r25
    16ac:	97 70       	andi	r25, 0x07	; 7
    16ae:	84 81       	ldd	r24, Z+4	; 0x04
    16b0:	88 0f       	add	r24, r24
    16b2:	88 0f       	add	r24, r24
    16b4:	88 0f       	add	r24, r24
    16b6:	89 0f       	add	r24, r25
    16b8:	80 93 f2 00 	sts	0x00F2, r24
    16bc:	92 81       	ldd	r25, Z+2	; 0x02
    16be:	92 95       	swap	r25
    16c0:	96 95       	lsr	r25
    16c2:	97 70       	andi	r25, 0x07	; 7
    16c4:	83 81       	ldd	r24, Z+3	; 0x03
    16c6:	88 0f       	add	r24, r24
    16c8:	88 0f       	add	r24, r24
    16ca:	88 0f       	add	r24, r24
    16cc:	89 0f       	add	r24, r25
    16ce:	80 93 f1 00 	sts	0x00F1, r24
    16d2:	82 81       	ldd	r24, Z+2	; 0x02
    16d4:	88 0f       	add	r24, r24
    16d6:	88 0f       	add	r24, r24
    16d8:	88 0f       	add	r24, r24
    16da:	80 93 f0 00 	sts	0x00F0, r24
    16de:	ef ee       	ldi	r30, 0xEF	; 239
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	80 81       	ld	r24, Z
    16e4:	80 61       	ori	r24, 0x10	; 16
    16e6:	80 83       	st	Z, r24
    16e8:	16 c0       	rjmp	.+44     	; 0x1716 <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    16ea:	92 81       	ldd	r25, Z+2	; 0x02
    16ec:	96 95       	lsr	r25
    16ee:	96 95       	lsr	r25
    16f0:	96 95       	lsr	r25
    16f2:	83 81       	ldd	r24, Z+3	; 0x03
    16f4:	82 95       	swap	r24
    16f6:	88 0f       	add	r24, r24
    16f8:	80 7e       	andi	r24, 0xE0	; 224
    16fa:	89 0f       	add	r24, r25
    16fc:	80 93 f3 00 	sts	0x00F3, r24
    1700:	82 81       	ldd	r24, Z+2	; 0x02
    1702:	82 95       	swap	r24
    1704:	88 0f       	add	r24, r24
    1706:	80 7e       	andi	r24, 0xE0	; 224
    1708:	80 93 f2 00 	sts	0x00F2, r24
    170c:	ef ee       	ldi	r30, 0xEF	; 239
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	8f 7e       	andi	r24, 0xEF	; 239
    1714:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1716:	c8 01       	movw	r24, r16
    1718:	0e 94 91 07 	call	0xf22	; 0xf22 <get_idmask>
    171c:	dc 01       	movw	r26, r24
    171e:	cb 01       	movw	r24, r22
    1720:	89 83       	std	Y+1, r24	; 0x01
    1722:	9a 83       	std	Y+2, r25	; 0x02
    1724:	ab 83       	std	Y+3, r26	; 0x03
    1726:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1728:	9b 81       	ldd	r25, Y+3	; 0x03
    172a:	92 95       	swap	r25
    172c:	96 95       	lsr	r25
    172e:	97 70       	andi	r25, 0x07	; 7
    1730:	8c 81       	ldd	r24, Y+4	; 0x04
    1732:	88 0f       	add	r24, r24
    1734:	88 0f       	add	r24, r24
    1736:	88 0f       	add	r24, r24
    1738:	89 0f       	add	r24, r25
    173a:	80 93 f7 00 	sts	0x00F7, r24
    173e:	9a 81       	ldd	r25, Y+2	; 0x02
    1740:	92 95       	swap	r25
    1742:	96 95       	lsr	r25
    1744:	97 70       	andi	r25, 0x07	; 7
    1746:	8b 81       	ldd	r24, Y+3	; 0x03
    1748:	88 0f       	add	r24, r24
    174a:	88 0f       	add	r24, r24
    174c:	88 0f       	add	r24, r24
    174e:	89 0f       	add	r24, r25
    1750:	80 93 f6 00 	sts	0x00F6, r24
    1754:	99 81       	ldd	r25, Y+1	; 0x01
    1756:	92 95       	swap	r25
    1758:	96 95       	lsr	r25
    175a:	97 70       	andi	r25, 0x07	; 7
    175c:	8a 81       	ldd	r24, Y+2	; 0x02
    175e:	88 0f       	add	r24, r24
    1760:	88 0f       	add	r24, r24
    1762:	88 0f       	add	r24, r24
    1764:	89 0f       	add	r24, r25
    1766:	80 93 f5 00 	sts	0x00F5, r24
    176a:	89 81       	ldd	r24, Y+1	; 0x01
    176c:	88 0f       	add	r24, r24
    176e:	88 0f       	add	r24, r24
    1770:	88 0f       	add	r24, r24
    1772:	44 ef       	ldi	r20, 0xF4	; 244
    1774:	50 e0       	ldi	r21, 0x00	; 0
    1776:	fa 01       	movw	r30, r20
    1778:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    177a:	ef ee       	ldi	r30, 0xEF	; 239
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	90 81       	ld	r25, Z
    1780:	d8 01       	movw	r26, r16
    1782:	16 96       	adiw	r26, 0x06	; 6
    1784:	8c 91       	ld	r24, X
    1786:	16 97       	sbiw	r26, 0x06	; 6
    1788:	89 2b       	or	r24, r25
    178a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    178c:	1e 96       	adiw	r26, 0x0e	; 14
    178e:	1c 92       	st	X, r1
    1790:	da 01       	movw	r26, r20
    1792:	8c 91       	ld	r24, X
    1794:	84 60       	ori	r24, 0x04	; 4
    1796:	8c 93       	st	X, r24
    1798:	80 ef       	ldi	r24, 0xF0	; 240
    179a:	90 e0       	ldi	r25, 0x00	; 0
    179c:	dc 01       	movw	r26, r24
    179e:	2c 91       	ld	r18, X
    17a0:	2b 7f       	andi	r18, 0xFB	; 251
    17a2:	2c 93       	st	X, r18
          Can_set_idemsk();
    17a4:	da 01       	movw	r26, r20
    17a6:	8c 91       	ld	r24, X
    17a8:	81 60       	ori	r24, 0x01	; 1
    17aa:	8c 93       	st	X, r24
          Can_config_rx();       
    17ac:	80 81       	ld	r24, Z
    17ae:	8f 73       	andi	r24, 0x3F	; 63
    17b0:	80 83       	st	Z, r24
    17b2:	80 81       	ld	r24, Z
    17b4:	80 68       	ori	r24, 0x80	; 128
    17b6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    17b8:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    17ba:	bd c1       	rjmp	.+890    	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    17bc:	f8 01       	movw	r30, r16
    17be:	87 85       	ldd	r24, Z+15	; 0x0f
    17c0:	88 23       	and	r24, r24
    17c2:	69 f1       	breq	.+90     	; 0x181e <can_cmd+0x88a>
    17c4:	94 81       	ldd	r25, Z+4	; 0x04
    17c6:	92 95       	swap	r25
    17c8:	96 95       	lsr	r25
    17ca:	97 70       	andi	r25, 0x07	; 7
    17cc:	85 81       	ldd	r24, Z+5	; 0x05
    17ce:	88 0f       	add	r24, r24
    17d0:	88 0f       	add	r24, r24
    17d2:	88 0f       	add	r24, r24
    17d4:	89 0f       	add	r24, r25
    17d6:	80 93 f3 00 	sts	0x00F3, r24
    17da:	93 81       	ldd	r25, Z+3	; 0x03
    17dc:	92 95       	swap	r25
    17de:	96 95       	lsr	r25
    17e0:	97 70       	andi	r25, 0x07	; 7
    17e2:	84 81       	ldd	r24, Z+4	; 0x04
    17e4:	88 0f       	add	r24, r24
    17e6:	88 0f       	add	r24, r24
    17e8:	88 0f       	add	r24, r24
    17ea:	89 0f       	add	r24, r25
    17ec:	80 93 f2 00 	sts	0x00F2, r24
    17f0:	92 81       	ldd	r25, Z+2	; 0x02
    17f2:	92 95       	swap	r25
    17f4:	96 95       	lsr	r25
    17f6:	97 70       	andi	r25, 0x07	; 7
    17f8:	83 81       	ldd	r24, Z+3	; 0x03
    17fa:	88 0f       	add	r24, r24
    17fc:	88 0f       	add	r24, r24
    17fe:	88 0f       	add	r24, r24
    1800:	89 0f       	add	r24, r25
    1802:	80 93 f1 00 	sts	0x00F1, r24
    1806:	82 81       	ldd	r24, Z+2	; 0x02
    1808:	88 0f       	add	r24, r24
    180a:	88 0f       	add	r24, r24
    180c:	88 0f       	add	r24, r24
    180e:	80 93 f0 00 	sts	0x00F0, r24
    1812:	ef ee       	ldi	r30, 0xEF	; 239
    1814:	f0 e0       	ldi	r31, 0x00	; 0
    1816:	80 81       	ld	r24, Z
    1818:	80 61       	ori	r24, 0x10	; 16
    181a:	80 83       	st	Z, r24
    181c:	16 c0       	rjmp	.+44     	; 0x184a <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    181e:	92 81       	ldd	r25, Z+2	; 0x02
    1820:	96 95       	lsr	r25
    1822:	96 95       	lsr	r25
    1824:	96 95       	lsr	r25
    1826:	83 81       	ldd	r24, Z+3	; 0x03
    1828:	82 95       	swap	r24
    182a:	88 0f       	add	r24, r24
    182c:	80 7e       	andi	r24, 0xE0	; 224
    182e:	89 0f       	add	r24, r25
    1830:	80 93 f3 00 	sts	0x00F3, r24
    1834:	82 81       	ldd	r24, Z+2	; 0x02
    1836:	82 95       	swap	r24
    1838:	88 0f       	add	r24, r24
    183a:	80 7e       	andi	r24, 0xE0	; 224
    183c:	80 93 f2 00 	sts	0x00F2, r24
    1840:	ef ee       	ldi	r30, 0xEF	; 239
    1842:	f0 e0       	ldi	r31, 0x00	; 0
    1844:	80 81       	ld	r24, Z
    1846:	8f 7e       	andi	r24, 0xEF	; 239
    1848:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    184a:	c8 01       	movw	r24, r16
    184c:	0e 94 91 07 	call	0xf22	; 0xf22 <get_idmask>
    1850:	dc 01       	movw	r26, r24
    1852:	cb 01       	movw	r24, r22
    1854:	89 83       	std	Y+1, r24	; 0x01
    1856:	9a 83       	std	Y+2, r25	; 0x02
    1858:	ab 83       	std	Y+3, r26	; 0x03
    185a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    185c:	9b 81       	ldd	r25, Y+3	; 0x03
    185e:	92 95       	swap	r25
    1860:	96 95       	lsr	r25
    1862:	97 70       	andi	r25, 0x07	; 7
    1864:	8c 81       	ldd	r24, Y+4	; 0x04
    1866:	88 0f       	add	r24, r24
    1868:	88 0f       	add	r24, r24
    186a:	88 0f       	add	r24, r24
    186c:	89 0f       	add	r24, r25
    186e:	80 93 f7 00 	sts	0x00F7, r24
    1872:	9a 81       	ldd	r25, Y+2	; 0x02
    1874:	92 95       	swap	r25
    1876:	96 95       	lsr	r25
    1878:	97 70       	andi	r25, 0x07	; 7
    187a:	8b 81       	ldd	r24, Y+3	; 0x03
    187c:	88 0f       	add	r24, r24
    187e:	88 0f       	add	r24, r24
    1880:	88 0f       	add	r24, r24
    1882:	89 0f       	add	r24, r25
    1884:	80 93 f6 00 	sts	0x00F6, r24
    1888:	99 81       	ldd	r25, Y+1	; 0x01
    188a:	92 95       	swap	r25
    188c:	96 95       	lsr	r25
    188e:	97 70       	andi	r25, 0x07	; 7
    1890:	8a 81       	ldd	r24, Y+2	; 0x02
    1892:	88 0f       	add	r24, r24
    1894:	88 0f       	add	r24, r24
    1896:	88 0f       	add	r24, r24
    1898:	89 0f       	add	r24, r25
    189a:	80 93 f5 00 	sts	0x00F5, r24
    189e:	89 81       	ldd	r24, Y+1	; 0x01
    18a0:	88 0f       	add	r24, r24
    18a2:	88 0f       	add	r24, r24
    18a4:	88 0f       	add	r24, r24
    18a6:	44 ef       	ldi	r20, 0xF4	; 244
    18a8:	50 e0       	ldi	r21, 0x00	; 0
    18aa:	fa 01       	movw	r30, r20
    18ac:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    18ae:	ef ee       	ldi	r30, 0xEF	; 239
    18b0:	f0 e0       	ldi	r31, 0x00	; 0
    18b2:	90 81       	ld	r25, Z
    18b4:	d8 01       	movw	r26, r16
    18b6:	16 96       	adiw	r26, 0x06	; 6
    18b8:	8c 91       	ld	r24, X
    18ba:	16 97       	sbiw	r26, 0x06	; 6
    18bc:	89 2b       	or	r24, r25
    18be:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    18c0:	81 e0       	ldi	r24, 0x01	; 1
    18c2:	1e 96       	adiw	r26, 0x0e	; 14
    18c4:	8c 93       	st	X, r24
    18c6:	da 01       	movw	r26, r20
    18c8:	8c 91       	ld	r24, X
    18ca:	84 60       	ori	r24, 0x04	; 4
    18cc:	8c 93       	st	X, r24
    18ce:	80 ef       	ldi	r24, 0xF0	; 240
    18d0:	90 e0       	ldi	r25, 0x00	; 0
    18d2:	dc 01       	movw	r26, r24
    18d4:	2c 91       	ld	r18, X
    18d6:	24 60       	ori	r18, 0x04	; 4
    18d8:	2c 93       	st	X, r18
          Can_clear_rplv();
    18da:	80 81       	ld	r24, Z
    18dc:	8f 7d       	andi	r24, 0xDF	; 223
    18de:	80 83       	st	Z, r24
          Can_set_idemsk();
    18e0:	da 01       	movw	r26, r20
    18e2:	8c 91       	ld	r24, X
    18e4:	81 60       	ori	r24, 0x01	; 1
    18e6:	8c 93       	st	X, r24
          Can_config_rx();       
    18e8:	80 81       	ld	r24, Z
    18ea:	8f 73       	andi	r24, 0x3F	; 63
    18ec:	80 83       	st	Z, r24
    18ee:	80 81       	ld	r24, Z
    18f0:	80 68       	ori	r24, 0x80	; 128
    18f2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    18f4:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    18f6:	1f c1       	rjmp	.+574    	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    18f8:	80 e0       	ldi	r24, 0x00	; 0
    18fa:	2a ef       	ldi	r18, 0xFA	; 250
    18fc:	30 e0       	ldi	r19, 0x00	; 0
    18fe:	f8 01       	movw	r30, r16
    1900:	a7 81       	ldd	r26, Z+7	; 0x07
    1902:	b0 85       	ldd	r27, Z+8	; 0x08
    1904:	a8 0f       	add	r26, r24
    1906:	b1 1d       	adc	r27, r1
    1908:	9c 91       	ld	r25, X
    190a:	d9 01       	movw	r26, r18
    190c:	9c 93       	st	X, r25
    190e:	8f 5f       	subi	r24, 0xFF	; 255
    1910:	96 81       	ldd	r25, Z+6	; 0x06
    1912:	89 17       	cp	r24, r25
    1914:	a0 f3       	brcs	.-24     	; 0x18fe <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    1916:	8f ef       	ldi	r24, 0xFF	; 255
    1918:	9f ef       	ldi	r25, 0xFF	; 255
    191a:	dc 01       	movw	r26, r24
    191c:	89 83       	std	Y+1, r24	; 0x01
    191e:	9a 83       	std	Y+2, r25	; 0x02
    1920:	ab 83       	std	Y+3, r26	; 0x03
    1922:	bc 83       	std	Y+4, r27	; 0x04
    1924:	9b 81       	ldd	r25, Y+3	; 0x03
    1926:	92 95       	swap	r25
    1928:	96 95       	lsr	r25
    192a:	97 70       	andi	r25, 0x07	; 7
    192c:	8c 81       	ldd	r24, Y+4	; 0x04
    192e:	88 0f       	add	r24, r24
    1930:	88 0f       	add	r24, r24
    1932:	88 0f       	add	r24, r24
    1934:	89 0f       	add	r24, r25
    1936:	80 93 f7 00 	sts	0x00F7, r24
    193a:	9a 81       	ldd	r25, Y+2	; 0x02
    193c:	92 95       	swap	r25
    193e:	96 95       	lsr	r25
    1940:	97 70       	andi	r25, 0x07	; 7
    1942:	8b 81       	ldd	r24, Y+3	; 0x03
    1944:	88 0f       	add	r24, r24
    1946:	88 0f       	add	r24, r24
    1948:	88 0f       	add	r24, r24
    194a:	89 0f       	add	r24, r25
    194c:	80 93 f6 00 	sts	0x00F6, r24
    1950:	99 81       	ldd	r25, Y+1	; 0x01
    1952:	92 95       	swap	r25
    1954:	96 95       	lsr	r25
    1956:	97 70       	andi	r25, 0x07	; 7
    1958:	8a 81       	ldd	r24, Y+2	; 0x02
    195a:	88 0f       	add	r24, r24
    195c:	88 0f       	add	r24, r24
    195e:	88 0f       	add	r24, r24
    1960:	89 0f       	add	r24, r25
    1962:	80 93 f5 00 	sts	0x00F5, r24
    1966:	89 81       	ldd	r24, Y+1	; 0x01
    1968:	88 0f       	add	r24, r24
    196a:	88 0f       	add	r24, r24
    196c:	88 0f       	add	r24, r24
    196e:	44 ef       	ldi	r20, 0xF4	; 244
    1970:	50 e0       	ldi	r21, 0x00	; 0
    1972:	fa 01       	movw	r30, r20
    1974:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1976:	ef ee       	ldi	r30, 0xEF	; 239
    1978:	f0 e0       	ldi	r31, 0x00	; 0
    197a:	90 81       	ld	r25, Z
    197c:	d8 01       	movw	r26, r16
    197e:	16 96       	adiw	r26, 0x06	; 6
    1980:	8c 91       	ld	r24, X
    1982:	16 97       	sbiw	r26, 0x06	; 6
    1984:	89 2b       	or	r24, r25
    1986:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1988:	81 e0       	ldi	r24, 0x01	; 1
    198a:	1e 96       	adiw	r26, 0x0e	; 14
    198c:	8c 93       	st	X, r24
    198e:	da 01       	movw	r26, r20
    1990:	8c 91       	ld	r24, X
    1992:	84 60       	ori	r24, 0x04	; 4
    1994:	8c 93       	st	X, r24
    1996:	80 ef       	ldi	r24, 0xF0	; 240
    1998:	90 e0       	ldi	r25, 0x00	; 0
    199a:	dc 01       	movw	r26, r24
    199c:	2c 91       	ld	r18, X
    199e:	24 60       	ori	r18, 0x04	; 4
    19a0:	2c 93       	st	X, r18
          Can_set_rplv();
    19a2:	80 81       	ld	r24, Z
    19a4:	80 62       	ori	r24, 0x20	; 32
    19a6:	80 83       	st	Z, r24
          Can_clear_idemsk();
    19a8:	da 01       	movw	r26, r20
    19aa:	8c 91       	ld	r24, X
    19ac:	8e 7f       	andi	r24, 0xFE	; 254
    19ae:	8c 93       	st	X, r24
          Can_config_rx();       
    19b0:	80 81       	ld	r24, Z
    19b2:	8f 73       	andi	r24, 0x3F	; 63
    19b4:	80 83       	st	Z, r24
    19b6:	80 81       	ld	r24, Z
    19b8:	80 68       	ori	r24, 0x80	; 128
    19ba:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    19bc:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    19be:	bb c0       	rjmp	.+374    	; 0x1b36 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    19c0:	f8 01       	movw	r30, r16
    19c2:	87 85       	ldd	r24, Z+15	; 0x0f
    19c4:	88 23       	and	r24, r24
    19c6:	69 f1       	breq	.+90     	; 0x1a22 <can_cmd+0xa8e>
    19c8:	94 81       	ldd	r25, Z+4	; 0x04
    19ca:	92 95       	swap	r25
    19cc:	96 95       	lsr	r25
    19ce:	97 70       	andi	r25, 0x07	; 7
    19d0:	85 81       	ldd	r24, Z+5	; 0x05
    19d2:	88 0f       	add	r24, r24
    19d4:	88 0f       	add	r24, r24
    19d6:	88 0f       	add	r24, r24
    19d8:	89 0f       	add	r24, r25
    19da:	80 93 f3 00 	sts	0x00F3, r24
    19de:	93 81       	ldd	r25, Z+3	; 0x03
    19e0:	92 95       	swap	r25
    19e2:	96 95       	lsr	r25
    19e4:	97 70       	andi	r25, 0x07	; 7
    19e6:	84 81       	ldd	r24, Z+4	; 0x04
    19e8:	88 0f       	add	r24, r24
    19ea:	88 0f       	add	r24, r24
    19ec:	88 0f       	add	r24, r24
    19ee:	89 0f       	add	r24, r25
    19f0:	80 93 f2 00 	sts	0x00F2, r24
    19f4:	92 81       	ldd	r25, Z+2	; 0x02
    19f6:	92 95       	swap	r25
    19f8:	96 95       	lsr	r25
    19fa:	97 70       	andi	r25, 0x07	; 7
    19fc:	83 81       	ldd	r24, Z+3	; 0x03
    19fe:	88 0f       	add	r24, r24
    1a00:	88 0f       	add	r24, r24
    1a02:	88 0f       	add	r24, r24
    1a04:	89 0f       	add	r24, r25
    1a06:	80 93 f1 00 	sts	0x00F1, r24
    1a0a:	82 81       	ldd	r24, Z+2	; 0x02
    1a0c:	88 0f       	add	r24, r24
    1a0e:	88 0f       	add	r24, r24
    1a10:	88 0f       	add	r24, r24
    1a12:	80 93 f0 00 	sts	0x00F0, r24
    1a16:	ef ee       	ldi	r30, 0xEF	; 239
    1a18:	f0 e0       	ldi	r31, 0x00	; 0
    1a1a:	80 81       	ld	r24, Z
    1a1c:	80 61       	ori	r24, 0x10	; 16
    1a1e:	80 83       	st	Z, r24
    1a20:	16 c0       	rjmp	.+44     	; 0x1a4e <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    1a22:	92 81       	ldd	r25, Z+2	; 0x02
    1a24:	96 95       	lsr	r25
    1a26:	96 95       	lsr	r25
    1a28:	96 95       	lsr	r25
    1a2a:	83 81       	ldd	r24, Z+3	; 0x03
    1a2c:	82 95       	swap	r24
    1a2e:	88 0f       	add	r24, r24
    1a30:	80 7e       	andi	r24, 0xE0	; 224
    1a32:	89 0f       	add	r24, r25
    1a34:	80 93 f3 00 	sts	0x00F3, r24
    1a38:	82 81       	ldd	r24, Z+2	; 0x02
    1a3a:	82 95       	swap	r24
    1a3c:	88 0f       	add	r24, r24
    1a3e:	80 7e       	andi	r24, 0xE0	; 224
    1a40:	80 93 f2 00 	sts	0x00F2, r24
    1a44:	ef ee       	ldi	r30, 0xEF	; 239
    1a46:	f0 e0       	ldi	r31, 0x00	; 0
    1a48:	80 81       	ld	r24, Z
    1a4a:	8f 7e       	andi	r24, 0xEF	; 239
    1a4c:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1a4e:	f8 01       	movw	r30, r16
    1a50:	86 81       	ldd	r24, Z+6	; 0x06
    1a52:	88 23       	and	r24, r24
    1a54:	79 f0       	breq	.+30     	; 0x1a74 <can_cmd+0xae0>
    1a56:	80 e0       	ldi	r24, 0x00	; 0
    1a58:	2a ef       	ldi	r18, 0xFA	; 250
    1a5a:	30 e0       	ldi	r19, 0x00	; 0
    1a5c:	f8 01       	movw	r30, r16
    1a5e:	a7 81       	ldd	r26, Z+7	; 0x07
    1a60:	b0 85       	ldd	r27, Z+8	; 0x08
    1a62:	a8 0f       	add	r26, r24
    1a64:	b1 1d       	adc	r27, r1
    1a66:	9c 91       	ld	r25, X
    1a68:	d9 01       	movw	r26, r18
    1a6a:	9c 93       	st	X, r25
    1a6c:	8f 5f       	subi	r24, 0xFF	; 255
    1a6e:	96 81       	ldd	r25, Z+6	; 0x06
    1a70:	89 17       	cp	r24, r25
    1a72:	a0 f3       	brcs	.-24     	; 0x1a5c <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1a74:	c8 01       	movw	r24, r16
    1a76:	0e 94 91 07 	call	0xf22	; 0xf22 <get_idmask>
    1a7a:	dc 01       	movw	r26, r24
    1a7c:	cb 01       	movw	r24, r22
    1a7e:	89 83       	std	Y+1, r24	; 0x01
    1a80:	9a 83       	std	Y+2, r25	; 0x02
    1a82:	ab 83       	std	Y+3, r26	; 0x03
    1a84:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1a86:	9b 81       	ldd	r25, Y+3	; 0x03
    1a88:	92 95       	swap	r25
    1a8a:	96 95       	lsr	r25
    1a8c:	97 70       	andi	r25, 0x07	; 7
    1a8e:	8c 81       	ldd	r24, Y+4	; 0x04
    1a90:	88 0f       	add	r24, r24
    1a92:	88 0f       	add	r24, r24
    1a94:	88 0f       	add	r24, r24
    1a96:	89 0f       	add	r24, r25
    1a98:	80 93 f7 00 	sts	0x00F7, r24
    1a9c:	9a 81       	ldd	r25, Y+2	; 0x02
    1a9e:	92 95       	swap	r25
    1aa0:	96 95       	lsr	r25
    1aa2:	97 70       	andi	r25, 0x07	; 7
    1aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa6:	88 0f       	add	r24, r24
    1aa8:	88 0f       	add	r24, r24
    1aaa:	88 0f       	add	r24, r24
    1aac:	89 0f       	add	r24, r25
    1aae:	80 93 f6 00 	sts	0x00F6, r24
    1ab2:	99 81       	ldd	r25, Y+1	; 0x01
    1ab4:	92 95       	swap	r25
    1ab6:	96 95       	lsr	r25
    1ab8:	97 70       	andi	r25, 0x07	; 7
    1aba:	8a 81       	ldd	r24, Y+2	; 0x02
    1abc:	88 0f       	add	r24, r24
    1abe:	88 0f       	add	r24, r24
    1ac0:	88 0f       	add	r24, r24
    1ac2:	89 0f       	add	r24, r25
    1ac4:	80 93 f5 00 	sts	0x00F5, r24
    1ac8:	89 81       	ldd	r24, Y+1	; 0x01
    1aca:	88 0f       	add	r24, r24
    1acc:	88 0f       	add	r24, r24
    1ace:	88 0f       	add	r24, r24
    1ad0:	44 ef       	ldi	r20, 0xF4	; 244
    1ad2:	50 e0       	ldi	r21, 0x00	; 0
    1ad4:	fa 01       	movw	r30, r20
    1ad6:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1ad8:	ef ee       	ldi	r30, 0xEF	; 239
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	90 81       	ld	r25, Z
    1ade:	d8 01       	movw	r26, r16
    1ae0:	16 96       	adiw	r26, 0x06	; 6
    1ae2:	8c 91       	ld	r24, X
    1ae4:	16 97       	sbiw	r26, 0x06	; 6
    1ae6:	89 2b       	or	r24, r25
    1ae8:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1aea:	81 e0       	ldi	r24, 0x01	; 1
    1aec:	1e 96       	adiw	r26, 0x0e	; 14
    1aee:	8c 93       	st	X, r24
    1af0:	da 01       	movw	r26, r20
    1af2:	8c 91       	ld	r24, X
    1af4:	84 60       	ori	r24, 0x04	; 4
    1af6:	8c 93       	st	X, r24
    1af8:	80 ef       	ldi	r24, 0xF0	; 240
    1afa:	90 e0       	ldi	r25, 0x00	; 0
    1afc:	dc 01       	movw	r26, r24
    1afe:	2c 91       	ld	r18, X
    1b00:	24 60       	ori	r18, 0x04	; 4
    1b02:	2c 93       	st	X, r18
          Can_set_rplv();
    1b04:	80 81       	ld	r24, Z
    1b06:	80 62       	ori	r24, 0x20	; 32
    1b08:	80 83       	st	Z, r24
          Can_set_idemsk();
    1b0a:	da 01       	movw	r26, r20
    1b0c:	8c 91       	ld	r24, X
    1b0e:	81 60       	ori	r24, 0x01	; 1
    1b10:	8c 93       	st	X, r24
          Can_config_rx();       
    1b12:	80 81       	ld	r24, Z
    1b14:	8f 73       	andi	r24, 0x3F	; 63
    1b16:	80 83       	st	Z, r24
    1b18:	80 81       	ld	r24, Z
    1b1a:	80 68       	ori	r24, 0x80	; 128
    1b1c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1b1e:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1b20:	0a c0       	rjmp	.+20     	; 0x1b36 <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1b22:	f8 01       	movw	r30, r16
    1b24:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1b26:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1b28:	06 c0       	rjmp	.+12     	; 0x1b36 <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1b2a:	8f e1       	ldi	r24, 0x1F	; 31
    1b2c:	d8 01       	movw	r26, r16
    1b2e:	19 96       	adiw	r26, 0x09	; 9
    1b30:	8c 93       	st	X, r24
    1b32:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1b34:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1b36:	0f 90       	pop	r0
    1b38:	0f 90       	pop	r0
    1b3a:	0f 90       	pop	r0
    1b3c:	0f 90       	pop	r0
    1b3e:	df 91       	pop	r29
    1b40:	cf 91       	pop	r28
    1b42:	1f 91       	pop	r17
    1b44:	0f 91       	pop	r16
    1b46:	08 95       	ret

00001b48 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1b48:	ef 92       	push	r14
    1b4a:	ff 92       	push	r15
    1b4c:	1f 93       	push	r17
    1b4e:	cf 93       	push	r28
    1b50:	df 93       	push	r29
    1b52:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1b54:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1b56:	88 23       	and	r24, r24
    1b58:	09 f4       	brne	.+2      	; 0x1b5c <can_get_status+0x14>
    1b5a:	96 c0       	rjmp	.+300    	; 0x1c88 <can_get_status+0x140>
    1b5c:	8f 31       	cpi	r24, 0x1F	; 31
    1b5e:	09 f4       	brne	.+2      	; 0x1b62 <can_get_status+0x1a>
    1b60:	95 c0       	rjmp	.+298    	; 0x1c8c <can_get_status+0x144>
    1b62:	8f 3f       	cpi	r24, 0xFF	; 255
    1b64:	09 f4       	brne	.+2      	; 0x1b68 <can_get_status+0x20>
    1b66:	94 c0       	rjmp	.+296    	; 0x1c90 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1b68:	88 81       	ld	r24, Y
    1b6a:	82 95       	swap	r24
    1b6c:	80 7f       	andi	r24, 0xF0	; 240
    1b6e:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1b72:	0e 94 38 05 	call	0xa70	; 0xa70 <can_get_mob_status>
    1b76:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1b78:	80 32       	cpi	r24, 0x20	; 32
    1b7a:	61 f0       	breq	.+24     	; 0x1b94 <can_get_status+0x4c>
    1b7c:	81 32       	cpi	r24, 0x21	; 33
    1b7e:	20 f4       	brcc	.+8      	; 0x1b88 <can_get_status+0x40>
    1b80:	88 23       	and	r24, r24
    1b82:	09 f4       	brne	.+2      	; 0x1b86 <can_get_status+0x3e>
    1b84:	87 c0       	rjmp	.+270    	; 0x1c94 <can_get_status+0x14c>
    1b86:	76 c0       	rjmp	.+236    	; 0x1c74 <can_get_status+0x12c>
    1b88:	80 34       	cpi	r24, 0x40	; 64
    1b8a:	09 f4       	brne	.+2      	; 0x1b8e <can_get_status+0x46>
    1b8c:	68 c0       	rjmp	.+208    	; 0x1c5e <can_get_status+0x116>
    1b8e:	80 3a       	cpi	r24, 0xA0	; 160
    1b90:	09 f0       	breq	.+2      	; 0x1b94 <can_get_status+0x4c>
    1b92:	70 c0       	rjmp	.+224    	; 0x1c74 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1b94:	0f 2e       	mov	r0, r31
    1b96:	ff ee       	ldi	r31, 0xEF	; 239
    1b98:	ef 2e       	mov	r14, r31
    1b9a:	ff 24       	eor	r15, r15
    1b9c:	f0 2d       	mov	r31, r0
    1b9e:	f7 01       	movw	r30, r14
    1ba0:	80 81       	ld	r24, Z
    1ba2:	8f 70       	andi	r24, 0x0F	; 15
    1ba4:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1ba6:	8f 81       	ldd	r24, Y+7	; 0x07
    1ba8:	98 85       	ldd	r25, Y+8	; 0x08
    1baa:	0e 94 4b 05 	call	0xa96	; 0xa96 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1bae:	80 91 f0 00 	lds	r24, 0x00F0
    1bb2:	90 e0       	ldi	r25, 0x00	; 0
    1bb4:	84 70       	andi	r24, 0x04	; 4
    1bb6:	90 70       	andi	r25, 0x00	; 0
    1bb8:	95 95       	asr	r25
    1bba:	87 95       	ror	r24
    1bbc:	95 95       	asr	r25
    1bbe:	87 95       	ror	r24
    1bc0:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1bc2:	f7 01       	movw	r30, r14
    1bc4:	80 81       	ld	r24, Z
    1bc6:	84 ff       	sbrs	r24, 4
    1bc8:	2d c0       	rjmp	.+90     	; 0x1c24 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1bca:	81 e0       	ldi	r24, 0x01	; 1
    1bcc:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1bce:	e3 ef       	ldi	r30, 0xF3	; 243
    1bd0:	f0 e0       	ldi	r31, 0x00	; 0
    1bd2:	80 81       	ld	r24, Z
    1bd4:	86 95       	lsr	r24
    1bd6:	86 95       	lsr	r24
    1bd8:	86 95       	lsr	r24
    1bda:	8d 83       	std	Y+5, r24	; 0x05
    1bdc:	a2 ef       	ldi	r26, 0xF2	; 242
    1bde:	b0 e0       	ldi	r27, 0x00	; 0
    1be0:	8c 91       	ld	r24, X
    1be2:	90 81       	ld	r25, Z
    1be4:	92 95       	swap	r25
    1be6:	99 0f       	add	r25, r25
    1be8:	90 7e       	andi	r25, 0xE0	; 224
    1bea:	86 95       	lsr	r24
    1bec:	86 95       	lsr	r24
    1bee:	86 95       	lsr	r24
    1bf0:	89 0f       	add	r24, r25
    1bf2:	8c 83       	std	Y+4, r24	; 0x04
    1bf4:	e1 ef       	ldi	r30, 0xF1	; 241
    1bf6:	f0 e0       	ldi	r31, 0x00	; 0
    1bf8:	80 81       	ld	r24, Z
    1bfa:	9c 91       	ld	r25, X
    1bfc:	92 95       	swap	r25
    1bfe:	99 0f       	add	r25, r25
    1c00:	90 7e       	andi	r25, 0xE0	; 224
    1c02:	86 95       	lsr	r24
    1c04:	86 95       	lsr	r24
    1c06:	86 95       	lsr	r24
    1c08:	89 0f       	add	r24, r25
    1c0a:	8b 83       	std	Y+3, r24	; 0x03
    1c0c:	80 91 f0 00 	lds	r24, 0x00F0
    1c10:	90 81       	ld	r25, Z
    1c12:	92 95       	swap	r25
    1c14:	99 0f       	add	r25, r25
    1c16:	90 7e       	andi	r25, 0xE0	; 224
    1c18:	86 95       	lsr	r24
    1c1a:	86 95       	lsr	r24
    1c1c:	86 95       	lsr	r24
    1c1e:	89 0f       	add	r24, r25
    1c20:	8a 83       	std	Y+2, r24	; 0x02
    1c22:	13 c0       	rjmp	.+38     	; 0x1c4a <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1c24:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1c26:	e3 ef       	ldi	r30, 0xF3	; 243
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	82 95       	swap	r24
    1c2e:	86 95       	lsr	r24
    1c30:	87 70       	andi	r24, 0x07	; 7
    1c32:	8b 83       	std	Y+3, r24	; 0x03
    1c34:	80 91 f2 00 	lds	r24, 0x00F2
    1c38:	90 81       	ld	r25, Z
    1c3a:	99 0f       	add	r25, r25
    1c3c:	99 0f       	add	r25, r25
    1c3e:	99 0f       	add	r25, r25
    1c40:	82 95       	swap	r24
    1c42:	86 95       	lsr	r24
    1c44:	87 70       	andi	r24, 0x07	; 7
    1c46:	89 0f       	add	r24, r25
    1c48:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1c4a:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c4c:	ef ee       	ldi	r30, 0xEF	; 239
    1c4e:	f0 e0       	ldi	r31, 0x00	; 0
    1c50:	80 81       	ld	r24, Z
    1c52:	8f 73       	andi	r24, 0x3F	; 63
    1c54:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c56:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c5a:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c5c:	1c c0       	rjmp	.+56     	; 0x1c96 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1c5e:	80 e4       	ldi	r24, 0x40	; 64
    1c60:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c62:	ef ee       	ldi	r30, 0xEF	; 239
    1c64:	f0 e0       	ldi	r31, 0x00	; 0
    1c66:	80 81       	ld	r24, Z
    1c68:	8f 73       	andi	r24, 0x3F	; 63
    1c6a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c6c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c70:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c72:	11 c0       	rjmp	.+34     	; 0x1c96 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1c74:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c76:	ef ee       	ldi	r30, 0xEF	; 239
    1c78:	f0 e0       	ldi	r31, 0x00	; 0
    1c7a:	80 81       	ld	r24, Z
    1c7c:	8f 73       	andi	r24, 0x3F	; 63
    1c7e:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c80:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1c84:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1c86:	07 c0       	rjmp	.+14     	; 0x1c96 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1c88:	82 e0       	ldi	r24, 0x02	; 2
    1c8a:	05 c0       	rjmp	.+10     	; 0x1c96 <can_get_status+0x14e>
    1c8c:	82 e0       	ldi	r24, 0x02	; 2
    1c8e:	03 c0       	rjmp	.+6      	; 0x1c96 <can_get_status+0x14e>
    1c90:	82 e0       	ldi	r24, 0x02	; 2
    1c92:	01 c0       	rjmp	.+2      	; 0x1c96 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1c94:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1c96:	df 91       	pop	r29
    1c98:	cf 91       	pop	r28
    1c9a:	1f 91       	pop	r17
    1c9c:	ff 90       	pop	r15
    1c9e:	ef 90       	pop	r14
    1ca0:	08 95       	ret

00001ca2 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    1ca2:	fc 01       	movw	r30, r24
    1ca4:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    1ca6:	86 2f       	mov	r24, r22
    1ca8:	64 e6       	ldi	r22, 0x64	; 100
    1caa:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1cae:	48 2f       	mov	r20, r24
    1cb0:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1cb2:	2a e0       	ldi	r18, 0x0A	; 10
    1cb4:	83 2f       	mov	r24, r19
    1cb6:	62 2f       	mov	r22, r18
    1cb8:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1cbc:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1cc0:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1cc2:	40 33       	cpi	r20, 0x30	; 48
    1cc4:	31 f4       	brne	.+12     	; 0x1cd2 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    1cc6:	90 33       	cpi	r25, 0x30	; 48
    1cc8:	11 f0       	breq	.+4      	; 0x1cce <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1cca:	40 e2       	ldi	r20, 0x20	; 32
    1ccc:	02 c0       	rjmp	.+4      	; 0x1cd2 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1cce:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1cd0:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1cd2:	20 e2       	ldi	r18, 0x20	; 32
    1cd4:	20 83       	st	Z, r18
    1cd6:	21 83       	std	Z+1, r18	; 0x01
    1cd8:	22 83       	std	Z+2, r18	; 0x02
    1cda:	23 83       	std	Z+3, r18	; 0x03
    1cdc:	24 83       	std	Z+4, r18	; 0x04
    1cde:	25 83       	std	Z+5, r18	; 0x05
    1ce0:	26 83       	std	Z+6, r18	; 0x06
    1ce2:	27 83       	std	Z+7, r18	; 0x07
    1ce4:	40 87       	std	Z+8, r20	; 0x08
    1ce6:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    1ce8:	83 2f       	mov	r24, r19
    1cea:	6a e0       	ldi	r22, 0x0A	; 10
    1cec:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1cf0:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    1cf2:	92 87       	std	Z+10, r25	; 0x0a
    1cf4:	85 e2       	ldi	r24, 0x25	; 37
    1cf6:	83 87       	std	Z+11, r24	; 0x0b
    1cf8:	24 87       	std	Z+12, r18	; 0x0c
    1cfa:	25 87       	std	Z+13, r18	; 0x0d
    1cfc:	26 87       	std	Z+14, r18	; 0x0e
    1cfe:	27 87       	std	Z+15, r18	; 0x0f
    1d00:	20 8b       	std	Z+16, r18	; 0x10
    1d02:	21 8b       	std	Z+17, r18	; 0x11
    1d04:	22 8b       	std	Z+18, r18	; 0x12
    1d06:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1d08:	08 95       	ret

00001d0a <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1d0a:	cf 93       	push	r28
    1d0c:	fc 01       	movw	r30, r24
    1d0e:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d10:	c4 e6       	ldi	r28, 0x64	; 100
    1d12:	86 2f       	mov	r24, r22
    1d14:	6c 2f       	mov	r22, r28
    1d16:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1d1a:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1d1c:	80 83       	st	Z, r24
    1d1e:	be e2       	ldi	r27, 0x2E	; 46
    1d20:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d22:	5a e0       	ldi	r21, 0x0A	; 10
    1d24:	83 2f       	mov	r24, r19
    1d26:	65 2f       	mov	r22, r21
    1d28:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1d2c:	39 2f       	mov	r19, r25
    1d2e:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1d32:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d34:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d36:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d38:	33 83       	std	Z+3, r19	; 0x03
    1d3a:	a6 e5       	ldi	r26, 0x56	; 86
    1d3c:	a4 83       	std	Z+4, r26	; 0x04
    1d3e:	30 e2       	ldi	r19, 0x20	; 32
    1d40:	35 83       	std	Z+5, r19	; 0x05
    1d42:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d44:	84 2f       	mov	r24, r20
    1d46:	6c 2f       	mov	r22, r28
    1d48:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1d4c:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1d4e:	87 83       	std	Z+7, r24	; 0x07
    1d50:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d52:	84 2f       	mov	r24, r20
    1d54:	65 2f       	mov	r22, r21
    1d56:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1d5a:	49 2f       	mov	r20, r25
    1d5c:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1d60:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d62:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d64:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d66:	42 87       	std	Z+10, r20	; 0x0a
    1d68:	a3 87       	std	Z+11, r26	; 0x0b
    1d6a:	34 87       	std	Z+12, r19	; 0x0c
    1d6c:	35 87       	std	Z+13, r19	; 0x0d
    1d6e:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d70:	82 2f       	mov	r24, r18
    1d72:	6c 2f       	mov	r22, r28
    1d74:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1d78:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1d7a:	87 87       	std	Z+15, r24	; 0x0f
    1d7c:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d7e:	82 2f       	mov	r24, r18
    1d80:	65 2f       	mov	r22, r21
    1d82:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1d86:	29 2f       	mov	r18, r25
    1d88:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1d8c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d8e:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d90:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d92:	22 8b       	std	Z+18, r18	; 0x12
    1d94:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1d96:	cf 91       	pop	r28
    1d98:	08 95       	ret

00001d9a <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d9a:	1f 93       	push	r17
    1d9c:	cf 93       	push	r28
    1d9e:	df 93       	push	r29
    1da0:	cd b7       	in	r28, 0x3d	; 61
    1da2:	de b7       	in	r29, 0x3e	; 62
    1da4:	64 97       	sbiw	r28, 0x14	; 20
    1da6:	0f b6       	in	r0, 0x3f	; 63
    1da8:	f8 94       	cli
    1daa:	de bf       	out	0x3e, r29	; 62
    1dac:	0f be       	out	0x3f, r0	; 63
    1dae:	cd bf       	out	0x3d, r28	; 61
    1db0:	58 2f       	mov	r21, r24
    1db2:	19 2f       	mov	r17, r25
    1db4:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1db6:	ce 01       	movw	r24, r28
    1db8:	01 96       	adiw	r24, 0x01	; 1
    1dba:	e0 e0       	ldi	r30, 0x00	; 0
    1dbc:	f1 e0       	ldi	r31, 0x01	; 1
    1dbe:	24 e1       	ldi	r18, 0x14	; 20
    1dc0:	01 90       	ld	r0, Z+
    1dc2:	dc 01       	movw	r26, r24
    1dc4:	0d 92       	st	X+, r0
    1dc6:	cd 01       	movw	r24, r26
    1dc8:	21 50       	subi	r18, 0x01	; 1
    1dca:	d1 f7       	brne	.-12     	; 0x1dc0 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1dcc:	84 2f       	mov	r24, r20
    1dce:	6a e0       	ldi	r22, 0x0A	; 10
    1dd0:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1dd4:	b8 2f       	mov	r27, r24
    1dd6:	6b e0       	ldi	r22, 0x0B	; 11
    1dd8:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1ddc:	29 2f       	mov	r18, r25
    1dde:	30 e0       	ldi	r19, 0x00	; 0
    1de0:	12 16       	cp	r1, r18
    1de2:	13 06       	cpc	r1, r19
    1de4:	44 f0       	brlt	.+16     	; 0x1df6 <display_make_display_line_percent_bar+0x5c>
    1de6:	20 e0       	ldi	r18, 0x00	; 0
    1de8:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1dea:	fe 01       	movw	r30, r28
    1dec:	e2 0f       	add	r30, r18
    1dee:	f3 1f       	adc	r31, r19
    1df0:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1df2:	8a e2       	ldi	r24, 0x2A	; 42
    1df4:	0f c0       	rjmp	.+30     	; 0x1e14 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1df6:	fe 01       	movw	r30, r28
    1df8:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1dfa:	bf 01       	movw	r22, r30
    1dfc:	69 0f       	add	r22, r25
    1dfe:	71 1d       	adc	r23, r1
    1e00:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1e02:	66 e1       	ldi	r22, 0x16	; 22
    1e04:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1e06:	e8 17       	cp	r30, r24
    1e08:	f9 07       	cpc	r31, r25
    1e0a:	e1 f7       	brne	.-8      	; 0x1e04 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1e0c:	2a 30       	cpi	r18, 0x0A	; 10
    1e0e:	31 05       	cpc	r19, r1
    1e10:	64 f3       	brlt	.-40     	; 0x1dea <display_make_display_line_percent_bar+0x50>
    1e12:	06 c0       	rjmp	.+12     	; 0x1e20 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1e14:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1e16:	2f 5f       	subi	r18, 0xFF	; 255
    1e18:	3f 4f       	sbci	r19, 0xFF	; 255
    1e1a:	2a 30       	cpi	r18, 0x0A	; 10
    1e1c:	31 05       	cpc	r19, r1
    1e1e:	d4 f3       	brlt	.-12     	; 0x1e14 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1e20:	44 56       	subi	r20, 0x64	; 100
    1e22:	44 36       	cpi	r20, 0x64	; 100
    1e24:	30 f4       	brcc	.+12     	; 0x1e32 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1e26:	fe 01       	movw	r30, r28
    1e28:	e2 0f       	add	r30, r18
    1e2a:	f3 1f       	adc	r31, r19
    1e2c:	81 e3       	ldi	r24, 0x31	; 49
    1e2e:	86 83       	std	Z+6, r24	; 0x06
    1e30:	05 c0       	rjmp	.+10     	; 0x1e3c <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1e32:	fe 01       	movw	r30, r28
    1e34:	e2 0f       	add	r30, r18
    1e36:	f3 1f       	adc	r31, r19
    1e38:	80 e2       	ldi	r24, 0x20	; 32
    1e3a:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1e3c:	fe 01       	movw	r30, r28
    1e3e:	e2 0f       	add	r30, r18
    1e40:	f3 1f       	adc	r31, r19
    1e42:	8b 2f       	mov	r24, r27
    1e44:	6a e0       	ldi	r22, 0x0A	; 10
    1e46:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1e4a:	90 5d       	subi	r25, 0xD0	; 208
    1e4c:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1e4e:	fe 01       	movw	r30, r28
    1e50:	e2 0f       	add	r30, r18
    1e52:	f3 1f       	adc	r31, r19
    1e54:	80 e3       	ldi	r24, 0x30	; 48
    1e56:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1e58:	85 e2       	ldi	r24, 0x25	; 37
    1e5a:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1e5c:	e5 2f       	mov	r30, r21
    1e5e:	f1 2f       	mov	r31, r17
    1e60:	de 01       	movw	r26, r28
    1e62:	11 96       	adiw	r26, 0x01	; 1
    1e64:	84 e1       	ldi	r24, 0x14	; 20
    1e66:	0d 90       	ld	r0, X+
    1e68:	01 92       	st	Z+, r0
    1e6a:	81 50       	subi	r24, 0x01	; 1
    1e6c:	e1 f7       	brne	.-8      	; 0x1e66 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1e6e:	64 96       	adiw	r28, 0x14	; 20
    1e70:	0f b6       	in	r0, 0x3f	; 63
    1e72:	f8 94       	cli
    1e74:	de bf       	out	0x3e, r29	; 62
    1e76:	0f be       	out	0x3f, r0	; 63
    1e78:	cd bf       	out	0x3d, r28	; 61
    1e7a:	df 91       	pop	r29
    1e7c:	cf 91       	pop	r28
    1e7e:	1f 91       	pop	r17
    1e80:	08 95       	ret

00001e82 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1e82:	cf 93       	push	r28
    1e84:	fc 01       	movw	r30, r24
    1e86:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e88:	c4 e6       	ldi	r28, 0x64	; 100
    1e8a:	86 2f       	mov	r24, r22
    1e8c:	6c 2f       	mov	r22, r28
    1e8e:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1e92:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e94:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e96:	5a e0       	ldi	r21, 0x0A	; 10
    1e98:	83 2f       	mov	r24, r19
    1e9a:	65 2f       	mov	r22, r21
    1e9c:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1ea0:	39 2f       	mov	r19, r25
    1ea2:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1ea6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ea8:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1eaa:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1eac:	32 83       	std	Z+2, r19	; 0x02
    1eae:	b0 eb       	ldi	r27, 0xB0	; 176
    1eb0:	b3 83       	std	Z+3, r27	; 0x03
    1eb2:	a3 e4       	ldi	r26, 0x43	; 67
    1eb4:	a4 83       	std	Z+4, r26	; 0x04
    1eb6:	30 e2       	ldi	r19, 0x20	; 32
    1eb8:	35 83       	std	Z+5, r19	; 0x05
    1eba:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ebc:	84 2f       	mov	r24, r20
    1ebe:	6c 2f       	mov	r22, r28
    1ec0:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1ec4:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ec6:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ec8:	84 2f       	mov	r24, r20
    1eca:	65 2f       	mov	r22, r21
    1ecc:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1ed0:	49 2f       	mov	r20, r25
    1ed2:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1ed6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ed8:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1eda:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1edc:	41 87       	std	Z+9, r20	; 0x09
    1ede:	b2 87       	std	Z+10, r27	; 0x0a
    1ee0:	a3 87       	std	Z+11, r26	; 0x0b
    1ee2:	34 87       	std	Z+12, r19	; 0x0c
    1ee4:	35 87       	std	Z+13, r19	; 0x0d
    1ee6:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ee8:	82 2f       	mov	r24, r18
    1eea:	6c 2f       	mov	r22, r28
    1eec:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1ef0:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ef2:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ef4:	82 2f       	mov	r24, r18
    1ef6:	65 2f       	mov	r22, r21
    1ef8:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1efc:	29 2f       	mov	r18, r25
    1efe:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1f02:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1f04:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1f06:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1f08:	21 8b       	std	Z+17, r18	; 0x11
    1f0a:	b2 8b       	std	Z+18, r27	; 0x12
    1f0c:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1f0e:	cf 91       	pop	r28
    1f10:	08 95       	ret

00001f12 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1f12:	fc 01       	movw	r30, r24
    1f14:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1f16:	20 e2       	ldi	r18, 0x20	; 32
    1f18:	20 83       	st	Z, r18
    1f1a:	21 83       	std	Z+1, r18	; 0x01
    1f1c:	22 83       	std	Z+2, r18	; 0x02
    1f1e:	23 83       	std	Z+3, r18	; 0x03
    1f20:	24 83       	std	Z+4, r18	; 0x04
    1f22:	25 83       	std	Z+5, r18	; 0x05
    1f24:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1f26:	86 2f       	mov	r24, r22
    1f28:	64 e6       	ldi	r22, 0x64	; 100
    1f2a:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1f2e:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1f30:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1f32:	3a e0       	ldi	r19, 0x0A	; 10
    1f34:	84 2f       	mov	r24, r20
    1f36:	63 2f       	mov	r22, r19
    1f38:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1f3c:	49 2f       	mov	r20, r25
    1f3e:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    1f42:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1f44:	90 87       	std	Z+8, r25	; 0x08
    1f46:	8e e2       	ldi	r24, 0x2E	; 46
    1f48:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1f4a:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1f4c:	42 87       	std	Z+10, r20	; 0x0a
    1f4e:	86 e5       	ldi	r24, 0x56	; 86
    1f50:	83 87       	std	Z+11, r24	; 0x0b
    1f52:	24 87       	std	Z+12, r18	; 0x0c
    1f54:	25 87       	std	Z+13, r18	; 0x0d
    1f56:	26 87       	std	Z+14, r18	; 0x0e
    1f58:	27 87       	std	Z+15, r18	; 0x0f
    1f5a:	20 8b       	std	Z+16, r18	; 0x10
    1f5c:	21 8b       	std	Z+17, r18	; 0x11
    1f5e:	22 8b       	std	Z+18, r18	; 0x12
    1f60:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1f62:	08 95       	ret

00001f64 <display_make_display_line_error_or_message>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
    1f64:	1f 93       	push	r17
    1f66:	cf 93       	push	r28
    1f68:	df 93       	push	r29
    1f6a:	ec 01       	movw	r28, r24
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
    1f6c:	36 2f       	mov	r19, r22
    1f6e:	3a 50       	subi	r19, 0x0A	; 10
    1f70:	3a 30       	cpi	r19, 0x0A	; 10
    1f72:	18 f0       	brcs	.+6      	; 0x1f7a <display_make_display_line_error_or_message+0x16>
    1f74:	36 2f       	mov	r19, r22
		bpd=1;
		code=code-10;
	}else{
		bpd=0;
    1f76:	10 e0       	ldi	r17, 0x00	; 0
    1f78:	01 c0       	rjmp	.+2      	; 0x1f7c <display_make_display_line_error_or_message+0x18>

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
		bpd=1;
    1f7a:	11 e0       	ldi	r17, 0x01	; 1
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(code){
    1f7c:	e3 2f       	mov	r30, r19
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	e6 5b       	subi	r30, 0xB6	; 182
    1f82:	ff 4f       	sbci	r31, 0xFF	; 255
    1f84:	ee 0f       	add	r30, r30
    1f86:	ff 1f       	adc	r31, r31
    1f88:	05 90       	lpm	r0, Z+
    1f8a:	f4 91       	lpm	r31, Z
    1f8c:	e0 2d       	mov	r30, r0
    1f8e:	09 94       	ijmp
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1f90:	fe 01       	movw	r30, r28
    1f92:	a0 ef       	ldi	r26, 0xF0	; 240
    1f94:	b6 e0       	ldi	r27, 0x06	; 6
    1f96:	84 e1       	ldi	r24, 0x14	; 20
    1f98:	0d 90       	ld	r0, X+
    1f9a:	01 92       	st	Z+, r0
    1f9c:	81 50       	subi	r24, 0x01	; 1
    1f9e:	e1 f7       	brne	.-8      	; 0x1f98 <display_make_display_line_error_or_message+0x34>
    1fa0:	5e c1       	rjmp	.+700    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1fa2:	fe 01       	movw	r30, r28
    1fa4:	ac ed       	ldi	r26, 0xDC	; 220
    1fa6:	b6 e0       	ldi	r27, 0x06	; 6
    1fa8:	84 e1       	ldi	r24, 0x14	; 20
    1faa:	0d 90       	ld	r0, X+
    1fac:	01 92       	st	Z+, r0
    1fae:	81 50       	subi	r24, 0x01	; 1
    1fb0:	e1 f7       	brne	.-8      	; 0x1faa <display_make_display_line_error_or_message+0x46>
    1fb2:	55 c1       	rjmp	.+682    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_PRE_ENRE:
			memcpy(dpl,display_line_error_pre_enre,20);
    1fb4:	fe 01       	movw	r30, r28
    1fb6:	a4 eb       	ldi	r26, 0xB4	; 180
    1fb8:	b6 e0       	ldi	r27, 0x06	; 6
    1fba:	84 e1       	ldi	r24, 0x14	; 20
    1fbc:	0d 90       	ld	r0, X+
    1fbe:	01 92       	st	Z+, r0
    1fc0:	81 50       	subi	r24, 0x01	; 1
    1fc2:	e1 f7       	brne	.-8      	; 0x1fbc <display_make_display_line_error_or_message+0x58>
    1fc4:	4c c1       	rjmp	.+664    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_pre_bots,20);
    1fc6:	fe 01       	movw	r30, r28
    1fc8:	a0 ea       	ldi	r26, 0xA0	; 160
    1fca:	b6 e0       	ldi	r27, 0x06	; 6
    1fcc:	84 e1       	ldi	r24, 0x14	; 20
    1fce:	0d 90       	ld	r0, X+
    1fd0:	01 92       	st	Z+, r0
    1fd2:	81 50       	subi	r24, 0x01	; 1
    1fd4:	e1 f7       	brne	.-8      	; 0x1fce <display_make_display_line_error_or_message+0x6a>
    1fd6:	43 c1       	rjmp	.+646    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BOTS:
			memcpy(dpl,display_line_error_bots,20);
    1fd8:	fe 01       	movw	r30, r28
    1fda:	ac e8       	ldi	r26, 0x8C	; 140
    1fdc:	b6 e0       	ldi	r27, 0x06	; 6
    1fde:	84 e1       	ldi	r24, 0x14	; 20
    1fe0:	0d 90       	ld	r0, X+
    1fe2:	01 92       	st	Z+, r0
    1fe4:	81 50       	subi	r24, 0x01	; 1
    1fe6:	e1 f7       	brne	.-8      	; 0x1fe0 <display_make_display_line_error_or_message+0x7c>
    1fe8:	3a c1       	rjmp	.+628    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BMS_RELAY:
				memcpy(dpl,display_line_error_bms_relay,20);
    1fea:	fe 01       	movw	r30, r28
    1fec:	a0 e0       	ldi	r26, 0x00	; 0
    1fee:	b6 e0       	ldi	r27, 0x06	; 6
    1ff0:	84 e1       	ldi	r24, 0x14	; 20
    1ff2:	0d 90       	ld	r0, X+
    1ff4:	01 92       	st	Z+, r0
    1ff6:	81 50       	subi	r24, 0x01	; 1
    1ff8:	e1 f7       	brne	.-8      	; 0x1ff2 <display_make_display_line_error_or_message+0x8e>
    1ffa:	31 c1       	rjmp	.+610    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
				break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1ffc:	fe 01       	movw	r30, r28
    1ffe:	a8 e7       	ldi	r26, 0x78	; 120
    2000:	b6 e0       	ldi	r27, 0x06	; 6
    2002:	84 e1       	ldi	r24, 0x14	; 20
    2004:	0d 90       	ld	r0, X+
    2006:	01 92       	st	Z+, r0
    2008:	81 50       	subi	r24, 0x01	; 1
    200a:	e1 f7       	brne	.-8      	; 0x2004 <display_make_display_line_error_or_message+0xa0>
    200c:	28 c1       	rjmp	.+592    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    200e:	fe 01       	movw	r30, r28
    2010:	a4 e6       	ldi	r26, 0x64	; 100
    2012:	b6 e0       	ldi	r27, 0x06	; 6
    2014:	84 e1       	ldi	r24, 0x14	; 20
    2016:	0d 90       	ld	r0, X+
    2018:	01 92       	st	Z+, r0
    201a:	81 50       	subi	r24, 0x01	; 1
    201c:	e1 f7       	brne	.-8      	; 0x2016 <display_make_display_line_error_or_message+0xb2>
    201e:	1f c1       	rjmp	.+574    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    2020:	fe 01       	movw	r30, r28
    2022:	a0 e5       	ldi	r26, 0x50	; 80
    2024:	b6 e0       	ldi	r27, 0x06	; 6
    2026:	84 e1       	ldi	r24, 0x14	; 20
    2028:	0d 90       	ld	r0, X+
    202a:	01 92       	st	Z+, r0
    202c:	81 50       	subi	r24, 0x01	; 1
    202e:	e1 f7       	brne	.-8      	; 0x2028 <display_make_display_line_error_or_message+0xc4>
    2030:	16 c1       	rjmp	.+556    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    2032:	fe 01       	movw	r30, r28
    2034:	ac e3       	ldi	r26, 0x3C	; 60
    2036:	b6 e0       	ldi	r27, 0x06	; 6
    2038:	84 e1       	ldi	r24, 0x14	; 20
    203a:	0d 90       	ld	r0, X+
    203c:	01 92       	st	Z+, r0
    203e:	81 50       	subi	r24, 0x01	; 1
    2040:	e1 f7       	brne	.-8      	; 0x203a <display_make_display_line_error_or_message+0xd6>
    2042:	0d c1       	rjmp	.+538    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;		
		case ERROR_BMS_UNDERVOLTAGE:
			memcpy(dpl,display_line_error_bms_undervoltage,20);
    2044:	fe 01       	movw	r30, r28
    2046:	a4 ec       	ldi	r26, 0xC4	; 196
    2048:	b5 e0       	ldi	r27, 0x05	; 5
    204a:	84 e1       	ldi	r24, 0x14	; 20
    204c:	0d 90       	ld	r0, X+
    204e:	01 92       	st	Z+, r0
    2050:	81 50       	subi	r24, 0x01	; 1
    2052:	e1 f7       	brne	.-8      	; 0x204c <display_make_display_line_error_or_message+0xe8>
    2054:	04 c1       	rjmp	.+520    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BMS_OVERCURRENT:
			memcpy(dpl,display_line_error_bms_overcurrent,20);
    2056:	fe 01       	movw	r30, r28
    2058:	a0 eb       	ldi	r26, 0xB0	; 176
    205a:	b5 e0       	ldi	r27, 0x05	; 5
    205c:	84 e1       	ldi	r24, 0x14	; 20
    205e:	0d 90       	ld	r0, X+
    2060:	01 92       	st	Z+, r0
    2062:	81 50       	subi	r24, 0x01	; 1
    2064:	e1 f7       	brne	.-8      	; 0x205e <display_make_display_line_error_or_message+0xfa>
    2066:	fb c0       	rjmp	.+502    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BMS_OVERTEMP:
			memcpy(dpl,display_line_error_bms_overtemp,20);
    2068:	fe 01       	movw	r30, r28
    206a:	ac e9       	ldi	r26, 0x9C	; 156
    206c:	b5 e0       	ldi	r27, 0x05	; 5
    206e:	84 e1       	ldi	r24, 0x14	; 20
    2070:	0d 90       	ld	r0, X+
    2072:	01 92       	st	Z+, r0
    2074:	81 50       	subi	r24, 0x01	; 1
    2076:	e1 f7       	brne	.-8      	; 0x2070 <display_make_display_line_error_or_message+0x10c>
    2078:	f2 c0       	rjmp	.+484    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_DISCHARGE_TEMP:
			memcpy(dpl,display_line_error_bms_dischargetemp,20);
    207a:	fe 01       	movw	r30, r28
    207c:	a8 e8       	ldi	r26, 0x88	; 136
    207e:	b5 e0       	ldi	r27, 0x05	; 5
    2080:	84 e1       	ldi	r24, 0x14	; 20
    2082:	0d 90       	ld	r0, X+
    2084:	01 92       	st	Z+, r0
    2086:	81 50       	subi	r24, 0x01	; 1
    2088:	e1 f7       	brne	.-8      	; 0x2082 <display_make_display_line_error_or_message+0x11e>
    208a:	e9 c0       	rjmp	.+466    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_THROTTLE_FAIL:
			memcpy(dpl,display_line_throttle_fail,20);
    208c:	fe 01       	movw	r30, r28
    208e:	a4 e7       	ldi	r26, 0x74	; 116
    2090:	b5 e0       	ldi	r27, 0x05	; 5
    2092:	84 e1       	ldi	r24, 0x14	; 20
    2094:	0d 90       	ld	r0, X+
    2096:	01 92       	st	Z+, r0
    2098:	81 50       	subi	r24, 0x01	; 1
    209a:	e1 f7       	brne	.-8      	; 0x2094 <display_make_display_line_error_or_message+0x130>
    209c:	e0 c0       	rjmp	.+448    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BRAKE_FORCE_FAIL:
			memcpy(dpl,display_line_brake_force_fail,20);
    209e:	fe 01       	movw	r30, r28
    20a0:	a0 e6       	ldi	r26, 0x60	; 96
    20a2:	b5 e0       	ldi	r27, 0x05	; 5
    20a4:	84 e1       	ldi	r24, 0x14	; 20
    20a6:	0d 90       	ld	r0, X+
    20a8:	01 92       	st	Z+, r0
    20aa:	81 50       	subi	r24, 0x01	; 1
    20ac:	e1 f7       	brne	.-8      	; 0x20a6 <display_make_display_line_error_or_message+0x142>
    20ae:	d7 c0       	rjmp	.+430    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_REAR:
			memcpy(dpl,display_line_error_missing_mcm_rear,20);
    20b0:	fe 01       	movw	r30, r28
    20b2:	ac e4       	ldi	r26, 0x4C	; 76
    20b4:	b5 e0       	ldi	r27, 0x05	; 5
    20b6:	84 e1       	ldi	r24, 0x14	; 20
    20b8:	0d 90       	ld	r0, X+
    20ba:	01 92       	st	Z+, r0
    20bc:	81 50       	subi	r24, 0x01	; 1
    20be:	e1 f7       	brne	.-8      	; 0x20b8 <display_make_display_line_error_or_message+0x154>
    20c0:	ce c0       	rjmp	.+412    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_FRONT:
			memcpy(dpl,display_line_error_missing_mcm_front,20);
    20c2:	fe 01       	movw	r30, r28
    20c4:	a8 e3       	ldi	r26, 0x38	; 56
    20c6:	b5 e0       	ldi	r27, 0x05	; 5
    20c8:	84 e1       	ldi	r24, 0x14	; 20
    20ca:	0d 90       	ld	r0, X+
    20cc:	01 92       	st	Z+, r0
    20ce:	81 50       	subi	r24, 0x01	; 1
    20d0:	e1 f7       	brne	.-8      	; 0x20ca <display_make_display_line_error_or_message+0x166>
    20d2:	c5 c0       	rjmp	.+394    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_LVB:
			memcpy(dpl,display_line_error_missing_mcm_lvb,20);
    20d4:	fe 01       	movw	r30, r28
    20d6:	a4 e2       	ldi	r26, 0x24	; 36
    20d8:	b5 e0       	ldi	r27, 0x05	; 5
    20da:	84 e1       	ldi	r24, 0x14	; 20
    20dc:	0d 90       	ld	r0, X+
    20de:	01 92       	st	Z+, r0
    20e0:	81 50       	subi	r24, 0x01	; 1
    20e2:	e1 f7       	brne	.-8      	; 0x20dc <display_make_display_line_error_or_message+0x178>
    20e4:	bc c0       	rjmp	.+376    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_AB:
			memcpy(dpl,display_line_error_missing_mcm_ab,20);
    20e6:	fe 01       	movw	r30, r28
    20e8:	a0 e1       	ldi	r26, 0x10	; 16
    20ea:	b5 e0       	ldi	r27, 0x05	; 5
    20ec:	84 e1       	ldi	r24, 0x14	; 20
    20ee:	0d 90       	ld	r0, X+
    20f0:	01 92       	st	Z+, r0
    20f2:	81 50       	subi	r24, 0x01	; 1
    20f4:	e1 f7       	brne	.-8      	; 0x20ee <display_make_display_line_error_or_message+0x18a>
    20f6:	b3 c0       	rjmp	.+358    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MC_LEFT:
			memcpy(dpl,display_line_error_missing_mc_left,20);
    20f8:	fe 01       	movw	r30, r28
    20fa:	ac ef       	ldi	r26, 0xFC	; 252
    20fc:	b4 e0       	ldi	r27, 0x04	; 4
    20fe:	84 e1       	ldi	r24, 0x14	; 20
    2100:	0d 90       	ld	r0, X+
    2102:	01 92       	st	Z+, r0
    2104:	81 50       	subi	r24, 0x01	; 1
    2106:	e1 f7       	brne	.-8      	; 0x2100 <display_make_display_line_error_or_message+0x19c>
    2108:	aa c0       	rjmp	.+340    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MC_RIGHT:
			memcpy(dpl,display_line_error_missing_mc_right,20);
    210a:	fe 01       	movw	r30, r28
    210c:	a8 ee       	ldi	r26, 0xE8	; 232
    210e:	b4 e0       	ldi	r27, 0x04	; 4
    2110:	84 e1       	ldi	r24, 0x14	; 20
    2112:	0d 90       	ld	r0, X+
    2114:	01 92       	st	Z+, r0
    2116:	81 50       	subi	r24, 0x01	; 1
    2118:	e1 f7       	brne	.-8      	; 0x2112 <display_make_display_line_error_or_message+0x1ae>
    211a:	a1 c0       	rjmp	.+322    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_SHUNT:
			memcpy(dpl,display_line_error_missing_shunt,20);
    211c:	fe 01       	movw	r30, r28
    211e:	a4 ed       	ldi	r26, 0xD4	; 212
    2120:	b4 e0       	ldi	r27, 0x04	; 4
    2122:	84 e1       	ldi	r24, 0x14	; 20
    2124:	0d 90       	ld	r0, X+
    2126:	01 92       	st	Z+, r0
    2128:	81 50       	subi	r24, 0x01	; 1
    212a:	e1 f7       	brne	.-8      	; 0x2124 <display_make_display_line_error_or_message+0x1c0>
    212c:	98 c0       	rjmp	.+304    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_AIRp_meltdown:
			memcpy(dpl,display_line_error_airp_melt_down,20);
    212e:	fe 01       	movw	r30, r28
    2130:	ac ea       	ldi	r26, 0xAC	; 172
    2132:	b4 e0       	ldi	r27, 0x04	; 4
    2134:	84 e1       	ldi	r24, 0x14	; 20
    2136:	0d 90       	ld	r0, X+
    2138:	01 92       	st	Z+, r0
    213a:	81 50       	subi	r24, 0x01	; 1
    213c:	e1 f7       	brne	.-8      	; 0x2136 <display_make_display_line_error_or_message+0x1d2>
    213e:	8f c0       	rjmp	.+286    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_AIRn_meltdown:
			memcpy(dpl,display_line_error_airn_melt_down,20);
    2140:	fe 01       	movw	r30, r28
    2142:	a8 e9       	ldi	r26, 0x98	; 152
    2144:	b4 e0       	ldi	r27, 0x04	; 4
    2146:	84 e1       	ldi	r24, 0x14	; 20
    2148:	0d 90       	ld	r0, X+
    214a:	01 92       	st	Z+, r0
    214c:	81 50       	subi	r24, 0x01	; 1
    214e:	e1 f7       	brne	.-8      	; 0x2148 <display_make_display_line_error_or_message+0x1e4>
    2150:	86 c0       	rjmp	.+268    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_AIRror:
			memcpy(dpl,display_line_error_air_ror,20);
    2152:	fe 01       	movw	r30, r28
    2154:	a0 ec       	ldi	r26, 0xC0	; 192
    2156:	b4 e0       	ldi	r27, 0x04	; 4
    2158:	84 e1       	ldi	r24, 0x14	; 20
    215a:	0d 90       	ld	r0, X+
    215c:	01 92       	st	Z+, r0
    215e:	81 50       	subi	r24, 0x01	; 1
    2160:	e1 f7       	brne	.-8      	; 0x215a <display_make_display_line_error_or_message+0x1f6>
    2162:	7d c0       	rjmp	.+250    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_STARTING_TS:
			memcpy(dpl,display_line_message_starting_ts,20);
    2164:	fe 01       	movw	r30, r28
    2166:	a4 e8       	ldi	r26, 0x84	; 132
    2168:	b4 e0       	ldi	r27, 0x04	; 4
    216a:	84 e1       	ldi	r24, 0x14	; 20
    216c:	0d 90       	ld	r0, X+
    216e:	01 92       	st	Z+, r0
    2170:	81 50       	subi	r24, 0x01	; 1
    2172:	e1 f7       	brne	.-8      	; 0x216c <display_make_display_line_error_or_message+0x208>
    2174:	74 c0       	rjmp	.+232    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_CHECK_MS:
			memcpy(dpl,display_line_message_check_ms,20);
    2176:	fe 01       	movw	r30, r28
    2178:	a0 e7       	ldi	r26, 0x70	; 112
    217a:	b4 e0       	ldi	r27, 0x04	; 4
    217c:	84 e1       	ldi	r24, 0x14	; 20
    217e:	0d 90       	ld	r0, X+
    2180:	01 92       	st	Z+, r0
    2182:	81 50       	subi	r24, 0x01	; 1
    2184:	e1 f7       	brne	.-8      	; 0x217e <display_make_display_line_error_or_message+0x21a>
    2186:	6b c0       	rjmp	.+214    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGING:
			memcpy(dpl,display_line_message_precharging,20);
    2188:	fe 01       	movw	r30, r28
    218a:	ac e5       	ldi	r26, 0x5C	; 92
    218c:	b4 e0       	ldi	r27, 0x04	; 4
    218e:	84 e1       	ldi	r24, 0x14	; 20
    2190:	0d 90       	ld	r0, X+
    2192:	01 92       	st	Z+, r0
    2194:	81 50       	subi	r24, 0x01	; 1
    2196:	e1 f7       	brne	.-8      	; 0x2190 <display_make_display_line_error_or_message+0x22c>
    2198:	62 c0       	rjmp	.+196    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGED:
			memcpy(dpl,display_line_message_precharged,20);
    219a:	fe 01       	movw	r30, r28
    219c:	a8 e4       	ldi	r26, 0x48	; 72
    219e:	b4 e0       	ldi	r27, 0x04	; 4
    21a0:	84 e1       	ldi	r24, 0x14	; 20
    21a2:	0d 90       	ld	r0, X+
    21a4:	01 92       	st	Z+, r0
    21a6:	81 50       	subi	r24, 0x01	; 1
    21a8:	e1 f7       	brne	.-8      	; 0x21a2 <display_make_display_line_error_or_message+0x23e>
    21aa:	59 c0       	rjmp	.+178    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_STARTING_MOTOR_CONTROLLER:
			memcpy(dpl,display_line_message_precharged,20);
    21ac:	fe 01       	movw	r30, r28
    21ae:	a8 e4       	ldi	r26, 0x48	; 72
    21b0:	b4 e0       	ldi	r27, 0x04	; 4
    21b2:	84 e1       	ldi	r24, 0x14	; 20
    21b4:	0d 90       	ld	r0, X+
    21b6:	01 92       	st	Z+, r0
    21b8:	81 50       	subi	r24, 0x01	; 1
    21ba:	e1 f7       	brne	.-8      	; 0x21b4 <display_make_display_line_error_or_message+0x250>
    21bc:	50 c0       	rjmp	.+160    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_READY_2_DRIVE:
			memcpy(dpl,display_line_message_ready_2_drive,20);
    21be:	fe 01       	movw	r30, r28
    21c0:	a0 e2       	ldi	r26, 0x20	; 32
    21c2:	b4 e0       	ldi	r27, 0x04	; 4
    21c4:	84 e1       	ldi	r24, 0x14	; 20
    21c6:	0d 90       	ld	r0, X+
    21c8:	01 92       	st	Z+, r0
    21ca:	81 50       	subi	r24, 0x01	; 1
    21cc:	e1 f7       	brne	.-8      	; 0x21c6 <display_make_display_line_error_or_message+0x262>
    21ce:	47 c0       	rjmp	.+142    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_MANUAL_MC:
			memcpy(dpl,display_line_message_manual_mc,20);
    21d0:	fe 01       	movw	r30, r28
    21d2:	ac e0       	ldi	r26, 0x0C	; 12
    21d4:	b4 e0       	ldi	r27, 0x04	; 4
    21d6:	84 e1       	ldi	r24, 0x14	; 20
    21d8:	0d 90       	ld	r0, X+
    21da:	01 92       	st	Z+, r0
    21dc:	81 50       	subi	r24, 0x01	; 1
    21de:	e1 f7       	brne	.-8      	; 0x21d8 <display_make_display_line_error_or_message+0x274>
    21e0:	3e c0       	rjmp	.+124    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGE_ONLY:
			memcpy(dpl,display_line_message_precharge_only,20);
    21e2:	fe 01       	movw	r30, r28
    21e4:	a8 ef       	ldi	r26, 0xF8	; 248
    21e6:	b3 e0       	ldi	r27, 0x03	; 3
    21e8:	84 e1       	ldi	r24, 0x14	; 20
    21ea:	0d 90       	ld	r0, X+
    21ec:	01 92       	st	Z+, r0
    21ee:	81 50       	subi	r24, 0x01	; 1
    21f0:	e1 f7       	brne	.-8      	; 0x21ea <display_make_display_line_error_or_message+0x286>
    21f2:	35 c0       	rjmp	.+106    	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_ENRE_FAIL:
			memcpy(dpl,display_line_message_enre_fail,20);
    21f4:	fe 01       	movw	r30, r28
    21f6:	a4 ee       	ldi	r26, 0xE4	; 228
    21f8:	b3 e0       	ldi	r27, 0x03	; 3
    21fa:	84 e1       	ldi	r24, 0x14	; 20
    21fc:	0d 90       	ld	r0, X+
    21fe:	01 92       	st	Z+, r0
    2200:	81 50       	subi	r24, 0x01	; 1
    2202:	e1 f7       	brne	.-8      	; 0x21fc <display_make_display_line_error_or_message+0x298>
    2204:	2c c0       	rjmp	.+88     	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_MS_OPEN:
			memcpy(dpl,display_line_message_ms_open,20);
    2206:	fe 01       	movw	r30, r28
    2208:	a0 ed       	ldi	r26, 0xD0	; 208
    220a:	b3 e0       	ldi	r27, 0x03	; 3
    220c:	84 e1       	ldi	r24, 0x14	; 20
    220e:	0d 90       	ld	r0, X+
    2210:	01 92       	st	Z+, r0
    2212:	81 50       	subi	r24, 0x01	; 1
    2214:	e1 f7       	brne	.-8      	; 0x220e <display_make_display_line_error_or_message+0x2aa>
    2216:	23 c0       	rjmp	.+70     	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGE_FAIL:
			memcpy(dpl,display_line_message_precharge_fail,20);
    2218:	fe 01       	movw	r30, r28
    221a:	ac eb       	ldi	r26, 0xBC	; 188
    221c:	b3 e0       	ldi	r27, 0x03	; 3
    221e:	84 e1       	ldi	r24, 0x14	; 20
    2220:	0d 90       	ld	r0, X+
    2222:	01 92       	st	Z+, r0
    2224:	81 50       	subi	r24, 0x01	; 1
    2226:	e1 f7       	brne	.-8      	; 0x2220 <display_make_display_line_error_or_message+0x2bc>
    2228:	1a c0       	rjmp	.+52     	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_MC_FAIL:
			memcpy(dpl,display_line_message_mc_fail,20);
    222a:	fe 01       	movw	r30, r28
    222c:	a8 ea       	ldi	r26, 0xA8	; 168
    222e:	b3 e0       	ldi	r27, 0x03	; 3
    2230:	84 e1       	ldi	r24, 0x14	; 20
    2232:	0d 90       	ld	r0, X+
    2234:	01 92       	st	Z+, r0
    2236:	81 50       	subi	r24, 0x01	; 1
    2238:	e1 f7       	brne	.-8      	; 0x2232 <display_make_display_line_error_or_message+0x2ce>
    223a:	11 c0       	rjmp	.+34     	; 0x225e <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_BOOT_UP:
				memcpy(dpl,display_line_message_boot_up,20);
    223c:	fe 01       	movw	r30, r28
    223e:	a4 e9       	ldi	r26, 0x94	; 148
    2240:	b3 e0       	ldi	r27, 0x03	; 3
    2242:	84 e1       	ldi	r24, 0x14	; 20
    2244:	0d 90       	ld	r0, X+
    2246:	01 92       	st	Z+, r0
    2248:	81 50       	subi	r24, 0x01	; 1
    224a:	e1 f7       	brne	.-8      	; 0x2244 <display_make_display_line_error_or_message+0x2e0>
    224c:	08 c0       	rjmp	.+16     	; 0x225e <display_make_display_line_error_or_message+0x2fa>
				break;
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    224e:	fe 01       	movw	r30, r28
    2250:	a8 ec       	ldi	r26, 0xC8	; 200
    2252:	b6 e0       	ldi	r27, 0x06	; 6
    2254:	84 e1       	ldi	r24, 0x14	; 20
    2256:	0d 90       	ld	r0, X+
    2258:	01 92       	st	Z+, r0
    225a:	81 50       	subi	r24, 0x01	; 1
    225c:	e1 f7       	brne	.-8      	; 0x2256 <display_make_display_line_error_or_message+0x2f2>
		break;
	}
	
	if(bpd){
    225e:	11 23       	and	r17, r17
    2260:	11 f0       	breq	.+4      	; 0x2266 <display_make_display_line_error_or_message+0x302>
		dpl[19]='P';
		dpl[19]='+';		
    2262:	8b e2       	ldi	r24, 0x2B	; 43
    2264:	8b 8b       	std	Y+19, r24	; 0x13
	}
	
	if((code>23)&&(code<30)){ // General BMS ERROR
    2266:	83 2f       	mov	r24, r19
    2268:	88 51       	subi	r24, 0x18	; 24
    226a:	86 30       	cpi	r24, 0x06	; 6
    226c:	40 f4       	brcc	.+16     	; 0x227e <display_make_display_line_error_or_message+0x31a>
			memcpy(dpl,display_line_error_bms,20);
    226e:	de 01       	movw	r26, r28
    2270:	e4 e1       	ldi	r30, 0x14	; 20
    2272:	f6 e0       	ldi	r31, 0x06	; 6
    2274:	84 e1       	ldi	r24, 0x14	; 20
    2276:	01 90       	ld	r0, Z+
    2278:	0d 92       	st	X+, r0
    227a:	81 50       	subi	r24, 0x01	; 1
    227c:	e1 f7       	brne	.-8      	; 0x2276 <display_make_display_line_error_or_message+0x312>
	}
	
	/* switch case for categories */
	switch((code/10)*10){
    227e:	83 2f       	mov	r24, r19
    2280:	6a e0       	ldi	r22, 0x0A	; 10
    2282:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    2286:	28 2f       	mov	r18, r24
    2288:	48 2f       	mov	r20, r24
    228a:	50 e0       	ldi	r21, 0x00	; 0
    228c:	ca 01       	movw	r24, r20
    228e:	88 0f       	add	r24, r24
    2290:	99 1f       	adc	r25, r25
    2292:	ac 01       	movw	r20, r24
    2294:	44 0f       	add	r20, r20
    2296:	55 1f       	adc	r21, r21
    2298:	44 0f       	add	r20, r20
    229a:	55 1f       	adc	r21, r21
    229c:	84 0f       	add	r24, r20
    229e:	95 1f       	adc	r25, r21
    22a0:	88 32       	cpi	r24, 0x28	; 40
    22a2:	91 05       	cpc	r25, r1
    22a4:	79 f0       	breq	.+30     	; 0x22c4 <display_make_display_line_error_or_message+0x360>
    22a6:	82 33       	cpi	r24, 0x32	; 50
    22a8:	91 05       	cpc	r25, r1
    22aa:	a9 f0       	breq	.+42     	; 0x22d6 <display_make_display_line_error_or_message+0x372>
    22ac:	8e 31       	cpi	r24, 0x1E	; 30
    22ae:	91 05       	cpc	r25, r1
    22b0:	d1 f4       	brne	.+52     	; 0x22e6 <display_make_display_line_error_or_message+0x382>
		case ERROR_MC:
			memcpy(dpl,display_line_error_mc,20);
    22b2:	de 01       	movw	r26, r28
    22b4:	ec ee       	ldi	r30, 0xEC	; 236
    22b6:	f5 e0       	ldi	r31, 0x05	; 5
    22b8:	84 e1       	ldi	r24, 0x14	; 20
    22ba:	01 90       	ld	r0, Z+
    22bc:	0d 92       	st	X+, r0
    22be:	81 50       	subi	r24, 0x01	; 1
    22c0:	e1 f7       	brne	.-8      	; 0x22ba <display_make_display_line_error_or_message+0x356>
    22c2:	11 c0       	rjmp	.+34     	; 0x22e6 <display_make_display_line_error_or_message+0x382>
			break;
		case ERROR_MCM_A:
			memcpy(dpl,display_line_error_mcm,20);
    22c4:	de 01       	movw	r26, r28
    22c6:	e8 ed       	ldi	r30, 0xD8	; 216
    22c8:	f5 e0       	ldi	r31, 0x05	; 5
    22ca:	84 e1       	ldi	r24, 0x14	; 20
    22cc:	01 90       	ld	r0, Z+
    22ce:	0d 92       	st	X+, r0
    22d0:	81 50       	subi	r24, 0x01	; 1
    22d2:	e1 f7       	brne	.-8      	; 0x22cc <display_make_display_line_error_or_message+0x368>
    22d4:	08 c0       	rjmp	.+16     	; 0x22e6 <display_make_display_line_error_or_message+0x382>
			break;
		case ERROR_MCM_B:
			memcpy(dpl,display_line_error_mcm,20);
    22d6:	de 01       	movw	r26, r28
    22d8:	e8 ed       	ldi	r30, 0xD8	; 216
    22da:	f5 e0       	ldi	r31, 0x05	; 5
    22dc:	84 e1       	ldi	r24, 0x14	; 20
    22de:	01 90       	ld	r0, Z+
    22e0:	0d 92       	st	X+, r0
    22e2:	81 50       	subi	r24, 0x01	; 1
    22e4:	e1 f7       	brne	.-8      	; 0x22de <display_make_display_line_error_or_message+0x37a>
		default:
			break;
	}	
	
	
	dpl[1]=GET_DEC_POS3_ERROR(code);
    22e6:	83 2f       	mov	r24, r19
    22e8:	64 e6       	ldi	r22, 0x64	; 100
    22ea:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    22ee:	80 5d       	subi	r24, 0xD0	; 208
    22f0:	89 83       	std	Y+1, r24	; 0x01
	if(bpd){
    22f2:	11 23       	and	r17, r17
    22f4:	19 f0       	breq	.+6      	; 0x22fc <display_make_display_line_error_or_message+0x398>
		dpl[2]='1';
    22f6:	81 e3       	ldi	r24, 0x31	; 49
    22f8:	8a 83       	std	Y+2, r24	; 0x02
    22fa:	06 c0       	rjmp	.+12     	; 0x2308 <display_make_display_line_error_or_message+0x3a4>
	}else{
		dpl[2]=GET_DEC_POS2_ERROR(code);
    22fc:	82 2f       	mov	r24, r18
    22fe:	6a e0       	ldi	r22, 0x0A	; 10
    2300:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    2304:	90 5d       	subi	r25, 0xD0	; 208
    2306:	9a 83       	std	Y+2, r25	; 0x02
	}	
	dpl[3]=GET_DEC_POS1_ERROR(code);
    2308:	83 2f       	mov	r24, r19
    230a:	6a e0       	ldi	r22, 0x0A	; 10
    230c:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    2310:	90 5d       	subi	r25, 0xD0	; 208
    2312:	9b 83       	std	Y+3, r25	; 0x03
	
} /*end display_make_display_error*/
    2314:	df 91       	pop	r29
    2316:	cf 91       	pop	r28
    2318:	1f 91       	pop	r17
    231a:	08 95       	ret

0000231c <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    231c:	fc 01       	movw	r30, r24
    231e:	e6 0f       	add	r30, r22
    2320:	f1 1d       	adc	r31, r1
    2322:	40 5d       	subi	r20, 0xD0	; 208
    2324:	40 83       	st	Z, r20

	
}	
    2326:	08 95       	ret

00002328 <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    2328:	cf 93       	push	r28
    232a:	df 93       	push	r29
    232c:	cd b7       	in	r28, 0x3d	; 61
    232e:	de b7       	in	r29, 0x3e	; 62
    2330:	64 97       	sbiw	r28, 0x14	; 20
    2332:	0f b6       	in	r0, 0x3f	; 63
    2334:	f8 94       	cli
    2336:	de bf       	out	0x3e, r29	; 62
    2338:	0f be       	out	0x3f, r0	; 63
    233a:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    233c:	de 01       	movw	r26, r28
    233e:	11 96       	adiw	r26, 0x01	; 1
    2340:	e4 e1       	ldi	r30, 0x14	; 20
    2342:	f1 e0       	ldi	r31, 0x01	; 1
    2344:	24 e1       	ldi	r18, 0x14	; 20
    2346:	01 90       	ld	r0, Z+
    2348:	0d 92       	st	X+, r0
    234a:	21 50       	subi	r18, 0x01	; 1
    234c:	e1 f7       	brne	.-8      	; 0x2346 <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    234e:	e8 2f       	mov	r30, r24
    2350:	f9 2f       	mov	r31, r25
    2352:	de 01       	movw	r26, r28
    2354:	11 96       	adiw	r26, 0x01	; 1
    2356:	84 e1       	ldi	r24, 0x14	; 20
    2358:	0d 90       	ld	r0, X+
    235a:	01 92       	st	Z+, r0
    235c:	81 50       	subi	r24, 0x01	; 1
    235e:	e1 f7       	brne	.-8      	; 0x2358 <display_make_display_line_blank+0x30>
}
    2360:	64 96       	adiw	r28, 0x14	; 20
    2362:	0f b6       	in	r0, 0x3f	; 63
    2364:	f8 94       	cli
    2366:	de bf       	out	0x3e, r29	; 62
    2368:	0f be       	out	0x3f, r0	; 63
    236a:	cd bf       	out	0x3d, r28	; 61
    236c:	df 91       	pop	r29
    236e:	cf 91       	pop	r28
    2370:	08 95       	ret

00002372 <display_make_display_line_select_player>:
	#define DISPLAY_PLAYER_YOSHI (2)
	#define DISPLAY_PLAYER_DKONG (3)
	#define DISPLAY_PLAYER_PPEACH (4)
	#define DISPLAY_PLAYER_BOWSER (5)
	
	switch(value1){
    2372:	62 30       	cpi	r22, 0x02	; 2
    2374:	21 f1       	breq	.+72     	; 0x23be <display_make_display_line_select_player+0x4c>
    2376:	63 30       	cpi	r22, 0x03	; 3
    2378:	30 f4       	brcc	.+12     	; 0x2386 <display_make_display_line_select_player+0x14>
    237a:	66 23       	and	r22, r22
    237c:	61 f0       	breq	.+24     	; 0x2396 <display_make_display_line_select_player+0x24>
    237e:	61 30       	cpi	r22, 0x01	; 1
    2380:	09 f0       	breq	.+2      	; 0x2384 <display_make_display_line_select_player+0x12>
    2382:	44 c0       	rjmp	.+136    	; 0x240c <display_make_display_line_select_player+0x9a>
    2384:	12 c0       	rjmp	.+36     	; 0x23aa <display_make_display_line_select_player+0x38>
    2386:	64 30       	cpi	r22, 0x04	; 4
    2388:	71 f1       	breq	.+92     	; 0x23e6 <display_make_display_line_select_player+0x74>
    238a:	64 30       	cpi	r22, 0x04	; 4
    238c:	10 f1       	brcs	.+68     	; 0x23d2 <display_make_display_line_select_player+0x60>
    238e:	65 30       	cpi	r22, 0x05	; 5
    2390:	09 f0       	breq	.+2      	; 0x2394 <display_make_display_line_select_player+0x22>
    2392:	3c c0       	rjmp	.+120    	; 0x240c <display_make_display_line_select_player+0x9a>
    2394:	32 c0       	rjmp	.+100    	; 0x23fa <display_make_display_line_select_player+0x88>
		case DISPLAY_PLAYER_MARIO:
			memcpy(dpl,display_line_player_mario,20);
    2396:	e8 2f       	mov	r30, r24
    2398:	f9 2f       	mov	r31, r25
    239a:	ac e8       	ldi	r26, 0x8C	; 140
    239c:	b1 e0       	ldi	r27, 0x01	; 1
    239e:	84 e1       	ldi	r24, 0x14	; 20
    23a0:	0d 90       	ld	r0, X+
    23a2:	01 92       	st	Z+, r0
    23a4:	81 50       	subi	r24, 0x01	; 1
    23a6:	e1 f7       	brne	.-8      	; 0x23a0 <display_make_display_line_select_player+0x2e>
    23a8:	08 95       	ret
			break;
		case DISPLAY_PLAYER_LUIGI:
			memcpy(dpl,display_line_player_luigi,20);
    23aa:	e8 2f       	mov	r30, r24
    23ac:	f9 2f       	mov	r31, r25
    23ae:	a8 e7       	ldi	r26, 0x78	; 120
    23b0:	b1 e0       	ldi	r27, 0x01	; 1
    23b2:	84 e1       	ldi	r24, 0x14	; 20
    23b4:	0d 90       	ld	r0, X+
    23b6:	01 92       	st	Z+, r0
    23b8:	81 50       	subi	r24, 0x01	; 1
    23ba:	e1 f7       	brne	.-8      	; 0x23b4 <display_make_display_line_select_player+0x42>
    23bc:	08 95       	ret
			break;
		case DISPLAY_PLAYER_YOSHI:
			memcpy(dpl,display_line_player_yoshi,20);
    23be:	e8 2f       	mov	r30, r24
    23c0:	f9 2f       	mov	r31, r25
    23c2:	a0 ea       	ldi	r26, 0xA0	; 160
    23c4:	b1 e0       	ldi	r27, 0x01	; 1
    23c6:	84 e1       	ldi	r24, 0x14	; 20
    23c8:	0d 90       	ld	r0, X+
    23ca:	01 92       	st	Z+, r0
    23cc:	81 50       	subi	r24, 0x01	; 1
    23ce:	e1 f7       	brne	.-8      	; 0x23c8 <display_make_display_line_select_player+0x56>
    23d0:	08 95       	ret
			break;
		case DISPLAY_PLAYER_DKONG:
			memcpy(dpl,display_line_player_donkey_kong,20);
    23d2:	e8 2f       	mov	r30, r24
    23d4:	f9 2f       	mov	r31, r25
    23d6:	a0 e5       	ldi	r26, 0x50	; 80
    23d8:	b1 e0       	ldi	r27, 0x01	; 1
    23da:	84 e1       	ldi	r24, 0x14	; 20
    23dc:	0d 90       	ld	r0, X+
    23de:	01 92       	st	Z+, r0
    23e0:	81 50       	subi	r24, 0x01	; 1
    23e2:	e1 f7       	brne	.-8      	; 0x23dc <display_make_display_line_select_player+0x6a>
    23e4:	08 95       	ret
			break;
		case DISPLAY_PLAYER_PPEACH:
			memcpy(dpl,display_line_player_princess_peach,20);
    23e6:	e8 2f       	mov	r30, r24
    23e8:	f9 2f       	mov	r31, r25
    23ea:	ac e3       	ldi	r26, 0x3C	; 60
    23ec:	b1 e0       	ldi	r27, 0x01	; 1
    23ee:	84 e1       	ldi	r24, 0x14	; 20
    23f0:	0d 90       	ld	r0, X+
    23f2:	01 92       	st	Z+, r0
    23f4:	81 50       	subi	r24, 0x01	; 1
    23f6:	e1 f7       	brne	.-8      	; 0x23f0 <display_make_display_line_select_player+0x7e>
    23f8:	08 95       	ret
			break;
		case DISPLAY_PLAYER_BOWSER:
			memcpy(dpl,display_line_player_bowser,20);
    23fa:	e8 2f       	mov	r30, r24
    23fc:	f9 2f       	mov	r31, r25
    23fe:	a4 e6       	ldi	r26, 0x64	; 100
    2400:	b1 e0       	ldi	r27, 0x01	; 1
    2402:	84 e1       	ldi	r24, 0x14	; 20
    2404:	0d 90       	ld	r0, X+
    2406:	01 92       	st	Z+, r0
    2408:	81 50       	subi	r24, 0x01	; 1
    240a:	e1 f7       	brne	.-8      	; 0x2404 <display_make_display_line_select_player+0x92>
    240c:	08 95       	ret

0000240e <display_make_display_line_brake_balance>:
			break;
	}
}


void display_make_display_line_brake_balance(char *dpl,uint8_t percent){
    240e:	0f 93       	push	r16
    2410:	1f 93       	push	r17
    2412:	cf 93       	push	r28
    2414:	df 93       	push	r29
    2416:	cd b7       	in	r28, 0x3d	; 61
    2418:	de b7       	in	r29, 0x3e	; 62
    241a:	64 97       	sbiw	r28, 0x14	; 20
    241c:	0f b6       	in	r0, 0x3f	; 63
    241e:	f8 94       	cli
    2420:	de bf       	out	0x3e, r29	; 62
    2422:	0f be       	out	0x3f, r0	; 63
    2424:	cd bf       	out	0x3d, r28	; 61
    2426:	8c 01       	movw	r16, r24
	if(percent>100) return; //illegal
    2428:	65 36       	cpi	r22, 0x65	; 101
    242a:	88 f5       	brcc	.+98     	; 0x248e <display_make_display_line_brake_balance+0x80>
	
	uint8_t compliment_percent=100-percent;	
    242c:	44 e6       	ldi	r20, 0x64	; 100
    242e:	46 1b       	sub	r20, r22
	
	
	#define GET_DEC_POS2_BRAKE_BALANCE(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
    2430:	9e 01       	movw	r18, r28
    2432:	2f 5f       	subi	r18, 0xFF	; 255
    2434:	3f 4f       	sbci	r19, 0xFF	; 255
    2436:	a8 e2       	ldi	r26, 0x28	; 40
    2438:	b1 e0       	ldi	r27, 0x01	; 1
    243a:	84 e1       	ldi	r24, 0x14	; 20
    243c:	0d 90       	ld	r0, X+
    243e:	f9 01       	movw	r30, r18
    2440:	01 92       	st	Z+, r0
    2442:	9f 01       	movw	r18, r30
    2444:	81 50       	subi	r24, 0x01	; 1
    2446:	d1 f7       	brne	.-12     	; 0x243c <display_make_display_line_brake_balance+0x2e>
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2448:	98 01       	movw	r18, r16
    244a:	de 01       	movw	r26, r28
    244c:	11 96       	adiw	r26, 0x01	; 1
    244e:	84 e1       	ldi	r24, 0x14	; 20
    2450:	0d 90       	ld	r0, X+
    2452:	f9 01       	movw	r30, r18
    2454:	01 92       	st	Z+, r0
    2456:	9f 01       	movw	r18, r30
    2458:	81 50       	subi	r24, 0x01	; 1
    245a:	d1 f7       	brne	.-12     	; 0x2450 <display_make_display_line_brake_balance+0x42>
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
    245c:	2a e0       	ldi	r18, 0x0A	; 10
    245e:	86 2f       	mov	r24, r22
    2460:	62 2f       	mov	r22, r18
    2462:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    2466:	39 2f       	mov	r19, r25
    2468:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    246c:	89 2f       	mov	r24, r25
    246e:	80 5d       	subi	r24, 0xD0	; 208
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2470:	f8 01       	movw	r30, r16
    2472:	81 83       	std	Z+1, r24	; 0x01
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
    2474:	30 5d       	subi	r19, 0xD0	; 208
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2476:	32 83       	std	Z+2, r19	; 0x02
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
    2478:	84 2f       	mov	r24, r20
    247a:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    247e:	39 2f       	mov	r19, r25
    2480:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    2484:	89 2f       	mov	r24, r25
    2486:	80 5d       	subi	r24, 0xD0	; 208
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2488:	80 8b       	std	Z+16, r24	; 0x10
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
    248a:	30 5d       	subi	r19, 0xD0	; 208
	
	memcpy(dpl,template,20);
    248c:	31 8b       	std	Z+17, r19	; 0x11
	
}
    248e:	64 96       	adiw	r28, 0x14	; 20
    2490:	0f b6       	in	r0, 0x3f	; 63
    2492:	f8 94       	cli
    2494:	de bf       	out	0x3e, r29	; 62
    2496:	0f be       	out	0x3f, r0	; 63
    2498:	cd bf       	out	0x3d, r28	; 61
    249a:	df 91       	pop	r29
    249c:	cf 91       	pop	r28
    249e:	1f 91       	pop	r17
    24a0:	0f 91       	pop	r16
    24a2:	08 95       	ret

000024a4 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    24a4:	cf 92       	push	r12
    24a6:	df 92       	push	r13
    24a8:	ef 92       	push	r14
    24aa:	ff 92       	push	r15
    24ac:	0f 93       	push	r16
    24ae:	1f 93       	push	r17
    24b0:	cf 93       	push	r28
    24b2:	df 93       	push	r29
    24b4:	cd b7       	in	r28, 0x3d	; 61
    24b6:	de b7       	in	r29, 0x3e	; 62
    24b8:	64 97       	sbiw	r28, 0x14	; 20
    24ba:	0f b6       	in	r0, 0x3f	; 63
    24bc:	f8 94       	cli
    24be:	de bf       	out	0x3e, r29	; 62
    24c0:	0f be       	out	0x3f, r0	; 63
    24c2:	cd bf       	out	0x3d, r28	; 61
    24c4:	f8 2e       	mov	r15, r24
    24c6:	e9 2e       	mov	r14, r25
    24c8:	9b 01       	movw	r18, r22
    24ca:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    24cc:	04 e6       	ldi	r16, 0x64	; 100
    24ce:	10 e0       	ldi	r17, 0x00	; 0
    24d0:	cb 01       	movw	r24, r22
    24d2:	b8 01       	movw	r22, r16
    24d4:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
    24d8:	46 2f       	mov	r20, r22
    24da:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    24dc:	ea e0       	ldi	r30, 0x0A	; 10
    24de:	f0 e0       	ldi	r31, 0x00	; 0
    24e0:	c9 01       	movw	r24, r18
    24e2:	bf 01       	movw	r22, r30
    24e4:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
    24e8:	cb 01       	movw	r24, r22
    24ea:	bf 01       	movw	r22, r30
    24ec:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
    24f0:	38 2f       	mov	r19, r24
    24f2:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    24f4:	c6 01       	movw	r24, r12
    24f6:	b8 01       	movw	r22, r16
    24f8:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
    24fc:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    24fe:	40 33       	cpi	r20, 0x30	; 48
    2500:	21 f4       	brne	.+8      	; 0x250a <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    2502:	30 33       	cpi	r19, 0x30	; 48
    2504:	21 f0       	breq	.+8      	; 0x250e <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    2506:	80 e2       	ldi	r24, 0x20	; 32
    2508:	04 c0       	rjmp	.+8      	; 0x2512 <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    250a:	84 2f       	mov	r24, r20
    250c:	02 c0       	rjmp	.+4      	; 0x2512 <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    250e:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    2510:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    2512:	60 33       	cpi	r22, 0x30	; 48
    2514:	09 f4       	brne	.+2      	; 0x2518 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    2516:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    2518:	20 e2       	ldi	r18, 0x20	; 32
    251a:	29 83       	std	Y+1, r18	; 0x01
    251c:	8a 83       	std	Y+2, r24	; 0x02
    251e:	3b 83       	std	Y+3, r19	; 0x03
    2520:	4c 83       	std	Y+4, r20	; 0x04
    2522:	40 eb       	ldi	r20, 0xB0	; 176
    2524:	4d 83       	std	Y+5, r20	; 0x05
    2526:	33 e4       	ldi	r19, 0x43	; 67
    2528:	3e 83       	std	Y+6, r19	; 0x06
    252a:	2f 83       	std	Y+7, r18	; 0x07
    252c:	28 87       	std	Y+8, r18	; 0x08
    252e:	29 87       	std	Y+9, r18	; 0x09
    2530:	2a 87       	std	Y+10, r18	; 0x0a
    2532:	2b 87       	std	Y+11, r18	; 0x0b
    2534:	2c 87       	std	Y+12, r18	; 0x0c
    2536:	2d 87       	std	Y+13, r18	; 0x0d
    2538:	2e 87       	std	Y+14, r18	; 0x0e
    253a:	6f 87       	std	Y+15, r22	; 0x0f
    253c:	68 8b       	std	Y+16, r22	; 0x10
    253e:	c6 01       	movw	r24, r12
    2540:	6a e0       	ldi	r22, 0x0A	; 10
    2542:	70 e0       	ldi	r23, 0x00	; 0
    2544:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
    2548:	80 5d       	subi	r24, 0xD0	; 208
    254a:	89 8b       	std	Y+17, r24	; 0x11
    254c:	4a 8b       	std	Y+18, r20	; 0x12
    254e:	3b 8b       	std	Y+19, r19	; 0x13
    2550:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    2552:	ef 2d       	mov	r30, r15
    2554:	fe 2d       	mov	r31, r14
    2556:	de 01       	movw	r26, r28
    2558:	11 96       	adiw	r26, 0x01	; 1
    255a:	84 e1       	ldi	r24, 0x14	; 20
    255c:	0d 90       	ld	r0, X+
    255e:	01 92       	st	Z+, r0
    2560:	81 50       	subi	r24, 0x01	; 1
    2562:	e1 f7       	brne	.-8      	; 0x255c <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    2564:	64 96       	adiw	r28, 0x14	; 20
    2566:	0f b6       	in	r0, 0x3f	; 63
    2568:	f8 94       	cli
    256a:	de bf       	out	0x3e, r29	; 62
    256c:	0f be       	out	0x3f, r0	; 63
    256e:	cd bf       	out	0x3d, r28	; 61
    2570:	df 91       	pop	r29
    2572:	cf 91       	pop	r28
    2574:	1f 91       	pop	r17
    2576:	0f 91       	pop	r16
    2578:	ff 90       	pop	r15
    257a:	ef 90       	pop	r14
    257c:	df 90       	pop	r13
    257e:	cf 90       	pop	r12
    2580:	08 95       	ret

00002582 <display_write_data>:

uint8_t address_counter; 



void display_write_data(uint8_t data){
    2582:	cf 93       	push	r28
    2584:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    2586:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    2588:	8a ef       	ldi	r24, 0xFA	; 250
    258a:	0e 94 f7 17 	call	0x2fee	; 0x2fee <spi_putchar>
	spi_putchar(data);
    258e:	8c 2f       	mov	r24, r28
    2590:	0e 94 f7 17 	call	0x2fee	; 0x2fee <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2594:	28 9a       	sbi	0x05, 0	; 5
}
    2596:	cf 91       	pop	r28
    2598:	08 95       	ret

0000259a <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    259a:	cf 93       	push	r28
    259c:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    259e:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    25a0:	88 ef       	ldi	r24, 0xF8	; 248
    25a2:	0e 94 f7 17 	call	0x2fee	; 0x2fee <spi_putchar>
	spi_putchar(inst);
    25a6:	8c 2f       	mov	r24, r28
    25a8:	0e 94 f7 17 	call	0x2fee	; 0x2fee <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    25ac:	28 9a       	sbi	0x05, 0	; 5
}
    25ae:	cf 91       	pop	r28
    25b0:	08 95       	ret

000025b2 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    25b2:	ef 92       	push	r14
    25b4:	ff 92       	push	r15
    25b6:	0f 93       	push	r16
    25b8:	1f 93       	push	r17
    25ba:	cf 93       	push	r28
    25bc:	df 93       	push	r29
    25be:	d8 2f       	mov	r29, r24
    25c0:	c9 2f       	mov	r28, r25
    25c2:	f6 2e       	mov	r15, r22
    25c4:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    25c6:	82 e0       	ldi	r24, 0x02	; 2
    25c8:	0e 94 cd 12 	call	0x259a	; 0x259a <display_write_instruction>
    25cc:	0d 2f       	mov	r16, r29
    25ce:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    25d0:	c0 e0       	ldi	r28, 0x00	; 0
    25d2:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    25d4:	f8 01       	movw	r30, r16
    25d6:	81 91       	ld	r24, Z+
    25d8:	8f 01       	movw	r16, r30
    25da:	0e 94 c1 12 	call	0x2582	; 0x2582 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    25de:	21 96       	adiw	r28, 0x01	; 1
    25e0:	c4 31       	cpi	r28, 0x14	; 20
    25e2:	d1 05       	cpc	r29, r1
    25e4:	b9 f7       	brne	.-18     	; 0x25d4 <display_write_display_lines+0x22>
    25e6:	c4 e1       	ldi	r28, 0x14	; 20
    25e8:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    25ea:	84 e1       	ldi	r24, 0x14	; 20
    25ec:	0e 94 cd 12 	call	0x259a	; 0x259a <display_write_instruction>
    25f0:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    25f2:	d9 f7       	brne	.-10     	; 0x25ea <display_write_display_lines+0x38>
    25f4:	0f 2d       	mov	r16, r15
    25f6:	1e 2d       	mov	r17, r14
    25f8:	c0 e0       	ldi	r28, 0x00	; 0
    25fa:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    25fc:	f8 01       	movw	r30, r16
    25fe:	81 91       	ld	r24, Z+
    2600:	8f 01       	movw	r16, r30
    2602:	0e 94 c1 12 	call	0x2582	; 0x2582 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    2606:	21 96       	adiw	r28, 0x01	; 1
    2608:	c4 31       	cpi	r28, 0x14	; 20
    260a:	d1 05       	cpc	r29, r1
    260c:	b9 f7       	brne	.-18     	; 0x25fc <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    260e:	df 91       	pop	r29
    2610:	cf 91       	pop	r28
    2612:	1f 91       	pop	r17
    2614:	0f 91       	pop	r16
    2616:	ff 90       	pop	r15
    2618:	ef 90       	pop	r14
    261a:	08 95       	ret

0000261c <display_update>:
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5,uint8_t error){
    261c:	cf 92       	push	r12
    261e:	cf 93       	push	r28
    2620:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    2622:	e8 2f       	mov	r30, r24
    2624:	f0 e0       	ldi	r31, 0x00	; 0
    2626:	e5 33       	cpi	r30, 0x35	; 53
    2628:	f1 05       	cpc	r31, r1
    262a:	08 f0       	brcs	.+2      	; 0x262e <display_update+0x12>
    262c:	f8 c0       	rjmp	.+496    	; 0x281e <display_update+0x202>
    262e:	e6 5b       	subi	r30, 0xB6	; 182
    2630:	fe 4f       	sbci	r31, 0xFE	; 254
    2632:	ee 0f       	add	r30, r30
    2634:	ff 1f       	adc	r31, r31
    2636:	05 90       	lpm	r0, Z+
    2638:	f4 91       	lpm	r31, Z
    263a:	e0 2d       	mov	r30, r0
    263c:	09 94       	ijmp
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    263e:	c8 e1       	ldi	r28, 0x18	; 24
    2640:	d2 e0       	ldi	r29, 0x02	; 2
    2642:	ce 01       	movw	r24, r28
    2644:	0e 94 94 11 	call	0x2328	; 0x2328 <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    2648:	80 e8       	ldi	r24, 0x80	; 128
    264a:	93 e0       	ldi	r25, 0x03	; 3
    264c:	be 01       	movw	r22, r28
    264e:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    2652:	e5 c0       	rjmp	.+458    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error_or_message(dpl,error);
    2654:	88 e1       	ldi	r24, 0x18	; 24
    2656:	92 e0       	ldi	r25, 0x02	; 2
    2658:	6c 2d       	mov	r22, r12
    265a:	70 e0       	ldi	r23, 0x00	; 0
    265c:	0e 94 b2 0f 	call	0x1f64	; 0x1f64 <display_make_display_line_error_or_message>
				if(error>=100){// is message
    2660:	83 e6       	ldi	r24, 0x63	; 99
    2662:	8c 15       	cp	r24, r12
    2664:	38 f4       	brcc	.+14     	; 0x2674 <display_update+0x58>
					display_write_display_lines(display_line_message,dpl);
    2666:	88 e5       	ldi	r24, 0x58	; 88
    2668:	93 e0       	ldi	r25, 0x03	; 3
    266a:	68 e1       	ldi	r22, 0x18	; 24
    266c:	72 e0       	ldi	r23, 0x02	; 2
    266e:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
    2672:	d5 c0       	rjmp	.+426    	; 0x281e <display_update+0x202>
				}else{ //is error
					display_write_display_lines(display_line_error,dpl);
    2674:	8c e6       	ldi	r24, 0x6C	; 108
    2676:	93 e0       	ldi	r25, 0x03	; 3
    2678:	68 e1       	ldi	r22, 0x18	; 24
    267a:	72 e0       	ldi	r23, 0x02	; 2
    267c:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
    2680:	ce c0       	rjmp	.+412    	; 0x281e <display_update+0x202>
				}				
			break;
		case DISPLAY_MENU_ACCLERATION_MODE:
				switch(value1){
    2682:	62 30       	cpi	r22, 0x02	; 2
    2684:	61 f0       	breq	.+24     	; 0x269e <display_update+0x82>
    2686:	63 30       	cpi	r22, 0x03	; 3
    2688:	b9 f0       	breq	.+46     	; 0x26b8 <display_update+0x9c>
    268a:	61 30       	cpi	r22, 0x01	; 1
    268c:	09 f0       	breq	.+2      	; 0x2690 <display_update+0x74>
    268e:	c7 c0       	rjmp	.+398    	; 0x281e <display_update+0x202>
					case 1: // normal drive
							display_write_display_lines(display_line_accleration_mode,display_line_accleration_mode_normal);
    2690:	8c e7       	ldi	r24, 0x7C	; 124
    2692:	92 e0       	ldi	r25, 0x02	; 2
    2694:	68 e6       	ldi	r22, 0x68	; 104
    2696:	72 e0       	ldi	r23, 0x02	; 2
    2698:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
						break;
    269c:	c0 c0       	rjmp	.+384    	; 0x281e <display_update+0x202>
					case 2: // Ready, both buttons pressed, show break percent
							display_make_display_line_percent_bar(dpl,value1);
    269e:	c8 e1       	ldi	r28, 0x18	; 24
    26a0:	d2 e0       	ldi	r29, 0x02	; 2
    26a2:	ce 01       	movw	r24, r28
    26a4:	62 e0       	ldi	r22, 0x02	; 2
    26a6:	70 e0       	ldi	r23, 0x00	; 0
    26a8:	0e 94 cd 0e 	call	0x1d9a	; 0x1d9a <display_make_display_line_percent_bar>
							display_write_display_lines(display_line_accleration_mode_ready,dpl);
    26ac:	84 e5       	ldi	r24, 0x54	; 84
    26ae:	92 e0       	ldi	r25, 0x02	; 2
    26b0:	be 01       	movw	r22, r28
    26b2:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
						break;
    26b6:	b3 c0       	rjmp	.+358    	; 0x281e <display_update+0x202>
					case 3: // acceleration GO GO GO
							display_make_display_line_blank(dpl);
    26b8:	c8 e1       	ldi	r28, 0x18	; 24
    26ba:	d2 e0       	ldi	r29, 0x02	; 2
    26bc:	ce 01       	movw	r24, r28
    26be:	0e 94 94 11 	call	0x2328	; 0x2328 <display_make_display_line_blank>
							display_write_display_lines(display_line_accleration_mode_go_go,dpl);
    26c2:	80 e4       	ldi	r24, 0x40	; 64
    26c4:	92 e0       	ldi	r25, 0x02	; 2
    26c6:	be 01       	movw	r22, r28
    26c8:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
						break;
    26cc:	a8 c0       	rjmp	.+336    	; 0x281e <display_update+0x202>
						break;					
				}
				
			break;
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    26ce:	c8 e1       	ldi	r28, 0x18	; 24
    26d0:	d2 e0       	ldi	r29, 0x02	; 2
    26d2:	ce 01       	movw	r24, r28
    26d4:	70 e0       	ldi	r23, 0x00	; 0
    26d6:	0e 94 51 0e 	call	0x1ca2	; 0x1ca2 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    26da:	84 e4       	ldi	r24, 0x44	; 68
    26dc:	93 e0       	ldi	r25, 0x03	; 3
    26de:	be 01       	movw	r22, r28
    26e0:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    26e4:	9c c0       	rjmp	.+312    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    26e6:	c8 e1       	ldi	r28, 0x18	; 24
    26e8:	d2 e0       	ldi	r29, 0x02	; 2
    26ea:	ce 01       	movw	r24, r28
    26ec:	70 e0       	ldi	r23, 0x00	; 0
    26ee:	50 e0       	ldi	r21, 0x00	; 0
    26f0:	30 e0       	ldi	r19, 0x00	; 0
    26f2:	0e 94 85 0e 	call	0x1d0a	; 0x1d0a <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    26f6:	80 e3       	ldi	r24, 0x30	; 48
    26f8:	93 e0       	ldi	r25, 0x03	; 3
    26fa:	be 01       	movw	r22, r28
    26fc:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    2700:	8e c0       	rjmp	.+284    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    2702:	c8 e1       	ldi	r28, 0x18	; 24
    2704:	d2 e0       	ldi	r29, 0x02	; 2
    2706:	ce 01       	movw	r24, r28
    2708:	70 e0       	ldi	r23, 0x00	; 0
    270a:	50 e0       	ldi	r21, 0x00	; 0
    270c:	30 e0       	ldi	r19, 0x00	; 0
    270e:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    2712:	8c e1       	ldi	r24, 0x1C	; 28
    2714:	93 e0       	ldi	r25, 0x03	; 3
    2716:	be 01       	movw	r22, r28
    2718:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    271c:	80 c0       	rjmp	.+256    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    271e:	c8 e1       	ldi	r28, 0x18	; 24
    2720:	d2 e0       	ldi	r29, 0x02	; 2
    2722:	ce 01       	movw	r24, r28
    2724:	70 e0       	ldi	r23, 0x00	; 0
    2726:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    272a:	88 e0       	ldi	r24, 0x08	; 8
    272c:	93 e0       	ldi	r25, 0x03	; 3
    272e:	be 01       	movw	r22, r28
    2730:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    2734:	74 c0       	rjmp	.+232    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2736:	c8 e1       	ldi	r28, 0x18	; 24
    2738:	d2 e0       	ldi	r29, 0x02	; 2
    273a:	ce 01       	movw	r24, r28
    273c:	70 e0       	ldi	r23, 0x00	; 0
    273e:	50 e0       	ldi	r21, 0x00	; 0
    2740:	0e 94 52 12 	call	0x24a4	; 0x24a4 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    2744:	88 eb       	ldi	r24, 0xB8	; 184
    2746:	92 e0       	ldi	r25, 0x02	; 2
    2748:	be 01       	movw	r22, r28
    274a:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    274e:	67 c0       	rjmp	.+206    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2750:	c8 e1       	ldi	r28, 0x18	; 24
    2752:	d2 e0       	ldi	r29, 0x02	; 2
    2754:	ce 01       	movw	r24, r28
    2756:	70 e0       	ldi	r23, 0x00	; 0
    2758:	50 e0       	ldi	r21, 0x00	; 0
    275a:	0e 94 52 12 	call	0x24a4	; 0x24a4 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    275e:	8c ec       	ldi	r24, 0xCC	; 204
    2760:	92 e0       	ldi	r25, 0x02	; 2
    2762:	be 01       	movw	r22, r28
    2764:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    2768:	5a c0       	rjmp	.+180    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    276a:	c8 e1       	ldi	r28, 0x18	; 24
    276c:	d2 e0       	ldi	r29, 0x02	; 2
    276e:	ce 01       	movw	r24, r28
    2770:	70 e0       	ldi	r23, 0x00	; 0
    2772:	0e 94 cd 0e 	call	0x1d9a	; 0x1d9a <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    2776:	80 ee       	ldi	r24, 0xE0	; 224
    2778:	92 e0       	ldi	r25, 0x02	; 2
    277a:	be 01       	movw	r22, r28
    277c:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;	
    2780:	4e c0       	rjmp	.+156    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    2782:	c8 e1       	ldi	r28, 0x18	; 24
    2784:	d2 e0       	ldi	r29, 0x02	; 2
    2786:	ce 01       	movw	r24, r28
    2788:	70 e0       	ldi	r23, 0x00	; 0
    278a:	0e 94 cd 0e 	call	0x1d9a	; 0x1d9a <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    278e:	84 ef       	ldi	r24, 0xF4	; 244
    2790:	92 e0       	ldi	r25, 0x02	; 2
    2792:	be 01       	movw	r22, r28
    2794:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    2798:	42 c0       	rjmp	.+132    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    279a:	c8 e1       	ldi	r28, 0x18	; 24
    279c:	d2 e0       	ldi	r29, 0x02	; 2
    279e:	ce 01       	movw	r24, r28
    27a0:	70 e0       	ldi	r23, 0x00	; 0
    27a2:	0e 94 cd 0e 	call	0x1d9a	; 0x1d9a <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    27a6:	84 ea       	ldi	r24, 0xA4	; 164
    27a8:	92 e0       	ldi	r25, 0x02	; 2
    27aa:	be 01       	movw	r22, r28
    27ac:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;				
    27b0:	36 c0       	rjmp	.+108    	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    27b2:	c8 e1       	ldi	r28, 0x18	; 24
    27b4:	d2 e0       	ldi	r29, 0x02	; 2
    27b6:	ce 01       	movw	r24, r28
    27b8:	70 e0       	ldi	r23, 0x00	; 0
    27ba:	0e 94 cd 0e 	call	0x1d9a	; 0x1d9a <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    27be:	80 e9       	ldi	r24, 0x90	; 144
    27c0:	92 e0       	ldi	r25, 0x02	; 2
    27c2:	be 01       	movw	r22, r28
    27c4:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
				break;
    27c8:	2a c0       	rjmp	.+84     	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    27ca:	c8 e1       	ldi	r28, 0x18	; 24
    27cc:	d2 e0       	ldi	r29, 0x02	; 2
    27ce:	ce 01       	movw	r24, r28
    27d0:	70 e0       	ldi	r23, 0x00	; 0
    27d2:	0e 94 8e 11 	call	0x231c	; 0x231c <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    27d6:	8c e2       	ldi	r24, 0x2C	; 44
    27d8:	92 e0       	ldi	r25, 0x02	; 2
    27da:	be 01       	movw	r22, r28
    27dc:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    27e0:	1e c0       	rjmp	.+60     	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_TSAL:
				display_write_display_lines(display_line_tsal1,display_line_tsal2);
    27e2:	84 e0       	ldi	r24, 0x04	; 4
    27e4:	92 e0       	ldi	r25, 0x02	; 2
    27e6:	60 ef       	ldi	r22, 0xF0	; 240
    27e8:	71 e0       	ldi	r23, 0x01	; 1
    27ea:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    27ee:	17 c0       	rjmp	.+46     	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_SELECT_PLAYER:
				display_make_display_line_select_player(dpl,value1);
    27f0:	c8 e1       	ldi	r28, 0x18	; 24
    27f2:	d2 e0       	ldi	r29, 0x02	; 2
    27f4:	ce 01       	movw	r24, r28
    27f6:	70 e0       	ldi	r23, 0x00	; 0
    27f8:	0e 94 b9 11 	call	0x2372	; 0x2372 <display_make_display_line_select_player>
				display_write_display_lines(display_line_player_select,dpl);
    27fc:	84 eb       	ldi	r24, 0xB4	; 180
    27fe:	91 e0       	ldi	r25, 0x01	; 1
    2800:	be 01       	movw	r22, r28
    2802:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
    2806:	0b c0       	rjmp	.+22     	; 0x281e <display_update+0x202>
		case DISPLAY_MENU_BRAKE_BALANCE:
				 display_make_display_line_brake_balance(dpl,value1);
    2808:	c8 e1       	ldi	r28, 0x18	; 24
    280a:	d2 e0       	ldi	r29, 0x02	; 2
    280c:	ce 01       	movw	r24, r28
    280e:	70 e0       	ldi	r23, 0x00	; 0
    2810:	0e 94 07 12 	call	0x240e	; 0x240e <display_make_display_line_brake_balance>
				 display_write_display_lines(display_line_brake_balance,dpl);
    2814:	88 ec       	ldi	r24, 0xC8	; 200
    2816:	91 e0       	ldi	r25, 0x01	; 1
    2818:	be 01       	movw	r22, r28
    281a:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    281e:	df 91       	pop	r29
    2820:	cf 91       	pop	r28
    2822:	cf 90       	pop	r12
    2824:	08 95       	ret

00002826 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    2826:	cf 92       	push	r12
    2828:	ef 92       	push	r14
    282a:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    282c:	8e e1       	ldi	r24, 0x1E	; 30
    282e:	0e 94 e1 17 	call	0x2fc2	; 0x2fc2 <spi_init>
	Spi_disable_it();	
    2832:	8c b5       	in	r24, 0x2c	; 44
    2834:	8f 77       	andi	r24, 0x7F	; 127
    2836:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    2838:	8c b5       	in	r24, 0x2c	; 44
    283a:	80 61       	ori	r24, 0x10	; 16
    283c:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    283e:	10 92 a3 07 	sts	0x07A3, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    2842:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2844:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    2846:	8c e0       	ldi	r24, 0x0C	; 12
    2848:	0e 94 cd 12 	call	0x259a	; 0x259a <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    284c:	88 e3       	ldi	r24, 0x38	; 56
    284e:	0e 94 cd 12 	call	0x259a	; 0x259a <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0,0);
    2852:	80 e0       	ldi	r24, 0x00	; 0
    2854:	60 e0       	ldi	r22, 0x00	; 0
    2856:	40 e0       	ldi	r20, 0x00	; 0
    2858:	20 e0       	ldi	r18, 0x00	; 0
    285a:	00 e0       	ldi	r16, 0x00	; 0
    285c:	ee 24       	eor	r14, r14
    285e:	cc 24       	eor	r12, r12
    2860:	0e 94 0e 13 	call	0x261c	; 0x261c <display_update>
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
    2864:	8f ef       	ldi	r24, 0xFF	; 255
    2866:	80 93 60 07 	sts	0x0760, r24
}
    286a:	0f 91       	pop	r16
    286c:	ef 90       	pop	r14
    286e:	cf 90       	pop	r12
    2870:	08 95       	ret

00002872 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    2872:	e8 2f       	mov	r30, r24
    2874:	f9 2f       	mov	r31, r25
    2876:	a1 e6       	ldi	r26, 0x61	; 97
    2878:	b7 e0       	ldi	r27, 0x07	; 7
    287a:	84 e1       	ldi	r24, 0x14	; 20
    287c:	0d 90       	ld	r0, X+
    287e:	01 92       	st	Z+, r0
    2880:	81 50       	subi	r24, 0x01	; 1
    2882:	e1 f7       	brne	.-8      	; 0x287c <display_set_display_string+0xa>
}/* end display_set_display_string*/
    2884:	08 95       	ret

00002886 <display_up>:
	memcpy(dpl,blank,20);
}

void display_up( void )
{
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    2886:	80 91 a3 07 	lds	r24, 0x07A3
    288a:	8c 30       	cpi	r24, 0x0C	; 12
    288c:	51 f4       	brne	.+20     	; 0x28a2 <display_up+0x1c>
    288e:	90 91 60 07 	lds	r25, 0x0760
    2892:	9f 3f       	cpi	r25, 0xFF	; 255
    2894:	31 f0       	breq	.+12     	; 0x28a2 <display_up+0x1c>
		selected_menu=selected_menu_pre_error;
    2896:	90 93 a3 07 	sts	0x07A3, r25
		selected_menu_pre_error=255;
    289a:	8f ef       	ldi	r24, 0xFF	; 255
    289c:	80 93 60 07 	sts	0x0760, r24
    28a0:	03 c0       	rjmp	.+6      	; 0x28a8 <display_up+0x22>
	}else{
		selected_menu++;
    28a2:	8f 5f       	subi	r24, 0xFF	; 255
    28a4:	80 93 a3 07 	sts	0x07A3, r24
	}		
	selected_menu%=(DISPLAY_MENU_NUMBER);
    28a8:	80 91 a3 07 	lds	r24, 0x07A3
    28ac:	6f e0       	ldi	r22, 0x0F	; 15
    28ae:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    28b2:	90 93 a3 07 	sts	0x07A3, r25
	if(selected_menu==0) selected_menu=1;
    28b6:	99 23       	and	r25, r25
    28b8:	19 f4       	brne	.+6      	; 0x28c0 <display_up+0x3a>
    28ba:	81 e0       	ldi	r24, 0x01	; 1
    28bc:	80 93 a3 07 	sts	0x07A3, r24
    28c0:	08 95       	ret

000028c2 <display_down>:
	return;
}

void display_down( void )
{
	if((selected_menu==1)||(selected_menu==0)){
    28c2:	80 91 a3 07 	lds	r24, 0x07A3
    28c6:	82 30       	cpi	r24, 0x02	; 2
    28c8:	20 f4       	brcc	.+8      	; 0x28d2 <display_down+0x10>
		selected_menu=(DISPLAY_MENU_NUMBER-1);
    28ca:	8e e0       	ldi	r24, 0x0E	; 14
    28cc:	80 93 a3 07 	sts	0x07A3, r24
		return;
    28d0:	08 95       	ret
	}
	
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    28d2:	8c 30       	cpi	r24, 0x0C	; 12
    28d4:	51 f4       	brne	.+20     	; 0x28ea <display_down+0x28>
    28d6:	90 91 60 07 	lds	r25, 0x0760
    28da:	9f 3f       	cpi	r25, 0xFF	; 255
    28dc:	31 f0       	breq	.+12     	; 0x28ea <display_down+0x28>
		selected_menu=selected_menu_pre_error;
    28de:	90 93 a3 07 	sts	0x07A3, r25
		selected_menu_pre_error=255;
    28e2:	8f ef       	ldi	r24, 0xFF	; 255
    28e4:	80 93 60 07 	sts	0x0760, r24
    28e8:	08 95       	ret
	}else{
		selected_menu--;	
    28ea:	81 50       	subi	r24, 0x01	; 1
    28ec:	80 93 a3 07 	sts	0x07A3, r24
    28f0:	08 95       	ret

000028f2 <display_starting>:
	}	
	return;

}

void display_starting(uint8_t percent){
    28f2:	cf 93       	push	r28
    28f4:	df 93       	push	r29
    28f6:	68 2f       	mov	r22, r24
	char * dpl=display_line_blank;
	
	display_make_display_line_percent(dpl,percent);
    28f8:	c8 e1       	ldi	r28, 0x18	; 24
    28fa:	d2 e0       	ldi	r29, 0x02	; 2
    28fc:	ce 01       	movw	r24, r28
    28fe:	0e 94 51 0e 	call	0x1ca2	; 0x1ca2 <display_make_display_line_percent>
	display_write_display_lines(display_line_starting,dpl);
    2902:	8c ed       	ldi	r24, 0xDC	; 220
    2904:	91 e0       	ldi	r25, 0x01	; 1
    2906:	be 01       	movw	r22, r28
    2908:	0e 94 d9 12 	call	0x25b2	; 0x25b2 <display_write_display_lines>
	
}
    290c:	df 91       	pop	r29
    290e:	cf 91       	pop	r28
    2910:	08 95       	ret

00002912 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    2912:	90 93 09 07 	sts	0x0709, r25
    2916:	80 93 08 07 	sts	0x0708, r24
	CheckWDT();
    291a:	0e 94 21 1a 	call	0x3442	; 0x3442 <CheckWDT>
}
    291e:	08 95       	ret

00002920 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    2920:	e0 91 08 07 	lds	r30, 0x0708
    2924:	f0 91 09 07 	lds	r31, 0x0709
    2928:	90 81       	ld	r25, Z
    292a:	89 2b       	or	r24, r25
    292c:	80 83       	st	Z, r24
}
    292e:	08 95       	ret

00002930 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    2930:	e0 91 08 07 	lds	r30, 0x0708
    2934:	f0 91 09 07 	lds	r31, 0x0709
    2938:	10 82       	st	Z, r1
    293a:	08 95       	ret

0000293c <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    293c:	10 92 29 08 	sts	0x0829, r1
	event_queue_tail=0;
    2940:	10 92 2a 08 	sts	0x082A, r1
}
    2944:	08 95       	ret

00002946 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    2946:	cf 93       	push	r28
    2948:	df 93       	push	r29
    294a:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    294c:	c0 91 29 08 	lds	r28, 0x0829
    2950:	d0 e0       	ldi	r29, 0x00	; 0
    2952:	ce 01       	movw	r24, r28
    2954:	01 96       	adiw	r24, 0x01	; 1
    2956:	60 e1       	ldi	r22, 0x10	; 16
    2958:	70 e0       	ldi	r23, 0x00	; 0
    295a:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
    295e:	40 91 2a 08 	lds	r20, 0x082A
    2962:	50 e0       	ldi	r21, 0x00	; 0
    2964:	84 17       	cp	r24, r20
    2966:	95 07       	cpc	r25, r21
    2968:	31 f0       	breq	.+12     	; 0x2976 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    296a:	c7 5e       	subi	r28, 0xE7	; 231
    296c:	d7 4f       	sbci	r29, 0xF7	; 247
    296e:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    2970:	80 93 29 08 	sts	0x0829, r24
    2974:	03 c0       	rjmp	.+6      	; 0x297c <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2976:	80 e1       	ldi	r24, 0x10	; 16
    2978:	0e 94 90 14 	call	0x2920	; 0x2920 <AddError>
	}
}
    297c:	df 91       	pop	r29
    297e:	cf 91       	pop	r28
    2980:	08 95       	ret

00002982 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    2982:	80 91 2a 08 	lds	r24, 0x082A
    2986:	90 91 29 08 	lds	r25, 0x0829
    298a:	98 17       	cp	r25, r24
    298c:	31 f0       	breq	.+12     	; 0x299a <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    298e:	e9 e1       	ldi	r30, 0x19	; 25
    2990:	f8 e0       	ldi	r31, 0x08	; 8
    2992:	e8 0f       	add	r30, r24
    2994:	f1 1d       	adc	r31, r1
    2996:	80 81       	ld	r24, Z
    2998:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    299a:	8b e0       	ldi	r24, 0x0B	; 11
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    299c:	08 95       	ret

0000299e <Dashboard>:



void Dashboard(void){
    299e:	cf 92       	push	r12
    29a0:	ef 92       	push	r14
    29a2:	0f 93       	push	r16
    29a4:	cf 93       	push	r28
    29a6:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    29a8:	80 91 2a 08 	lds	r24, 0x082A
    29ac:	e9 e1       	ldi	r30, 0x19	; 25
    29ae:	f8 e0       	ldi	r31, 0x08	; 8
    29b0:	e8 0f       	add	r30, r24
    29b2:	f1 1d       	adc	r31, r1
    29b4:	80 81       	ld	r24, Z
    29b6:	86 30       	cpi	r24, 0x06	; 6
    29b8:	09 f4       	brne	.+2      	; 0x29bc <Dashboard+0x1e>
    29ba:	4f c0       	rjmp	.+158    	; 0x2a5a <Dashboard+0xbc>
    29bc:	87 30       	cpi	r24, 0x07	; 7
    29be:	40 f4       	brcc	.+16     	; 0x29d0 <Dashboard+0x32>
    29c0:	81 30       	cpi	r24, 0x01	; 1
    29c2:	99 f1       	breq	.+102    	; 0x2a2a <Dashboard+0x8c>
    29c4:	81 30       	cpi	r24, 0x01	; 1
    29c6:	88 f0       	brcs	.+34     	; 0x29ea <Dashboard+0x4c>
    29c8:	84 30       	cpi	r24, 0x04	; 4
    29ca:	09 f0       	breq	.+2      	; 0x29ce <Dashboard+0x30>
    29cc:	14 c1       	rjmp	.+552    	; 0x2bf6 <Dashboard+0x258>
    29ce:	25 c0       	rjmp	.+74     	; 0x2a1a <Dashboard+0x7c>
    29d0:	88 30       	cpi	r24, 0x08	; 8
    29d2:	09 f4       	brne	.+2      	; 0x29d6 <Dashboard+0x38>
    29d4:	70 c0       	rjmp	.+224    	; 0x2ab6 <Dashboard+0x118>
    29d6:	88 30       	cpi	r24, 0x08	; 8
    29d8:	08 f4       	brcc	.+2      	; 0x29dc <Dashboard+0x3e>
    29da:	6a c0       	rjmp	.+212    	; 0x2ab0 <Dashboard+0x112>
    29dc:	89 30       	cpi	r24, 0x09	; 9
    29de:	09 f4       	brne	.+2      	; 0x29e2 <Dashboard+0x44>
    29e0:	70 c0       	rjmp	.+224    	; 0x2ac2 <Dashboard+0x124>
    29e2:	8a 30       	cpi	r24, 0x0A	; 10
    29e4:	09 f0       	breq	.+2      	; 0x29e8 <Dashboard+0x4a>
    29e6:	07 c1       	rjmp	.+526    	; 0x2bf6 <Dashboard+0x258>
    29e8:	6f c0       	rjmp	.+222    	; 0x2ac8 <Dashboard+0x12a>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    29ea:	8a e0       	ldi	r24, 0x0A	; 10
    29ec:	97 e0       	ldi	r25, 0x07	; 7
    29ee:	6a e1       	ldi	r22, 0x1A	; 26
    29f0:	77 e0       	ldi	r23, 0x07	; 7
    29f2:	42 e0       	ldi	r20, 0x02	; 2
    29f4:	55 e0       	ldi	r21, 0x05	; 5
    29f6:	28 e0       	ldi	r18, 0x08	; 8
    29f8:	0e 94 16 04 	call	0x82c	; 0x82c <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    29fc:	c2 e2       	ldi	r28, 0x22	; 34
    29fe:	d7 e0       	ldi	r29, 0x07	; 7
    2a00:	ce 01       	movw	r24, r28
    2a02:	62 e3       	ldi	r22, 0x32	; 50
    2a04:	77 e0       	ldi	r23, 0x07	; 7
    2a06:	41 e0       	ldi	r20, 0x01	; 1
    2a08:	55 e0       	ldi	r21, 0x05	; 5
    2a0a:	21 e0       	ldi	r18, 0x01	; 1
    2a0c:	0e 94 16 04 	call	0x82c	; 0x82c <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2a10:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    2a12:	ce 01       	movw	r24, r28
    2a14:	0e 94 27 04 	call	0x84e	; 0x84e <CANStartRx>
		
				
			return;
    2a18:	ee c0       	rjmp	.+476    	; 0x2bf6 <Dashboard+0x258>
		break;
		case EVENT_10HZ:
			if(dashboard_state!=DASHBOARD_STATE_STARTING) return;
    2a1a:	80 91 47 07 	lds	r24, 0x0747
    2a1e:	88 23       	and	r24, r24
    2a20:	09 f0       	breq	.+2      	; 0x2a24 <Dashboard+0x86>
    2a22:	e9 c0       	rjmp	.+466    	; 0x2bf6 <Dashboard+0x258>
			startup_sequence();
    2a24:	0e 94 10 18 	call	0x3020	; 0x3020 <startup_sequence>
			
		return;
    2a28:	e6 c0       	rjmp	.+460    	; 0x2bf6 <Dashboard+0x258>
		break;
		case EVENT_50HZ:
		
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2a2a:	80 91 47 07 	lds	r24, 0x0747
    2a2e:	81 30       	cpi	r24, 0x01	; 1
    2a30:	09 f0       	breq	.+2      	; 0x2a34 <Dashboard+0x96>
    2a32:	e1 c0       	rjmp	.+450    	; 0x2bf6 <Dashboard+0x258>
		
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    2a34:	0e 94 fd 02 	call	0x5fa	; 0x5fa <button_multiplex_cycle>
			#endif	

			
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    2a38:	80 91 a3 07 	lds	r24, 0x07A3
    2a3c:	80 93 1a 07 	sts	0x071A, r24
			
			
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    2a40:	80 91 05 07 	lds	r24, 0x0705
    2a44:	80 93 1b 07 	sts	0x071B, r24

			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    2a48:	80 91 04 07 	lds	r24, 0x0704
    2a4c:	80 93 1c 07 	sts	0x071C, r24
			
			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    2a50:	8a e0       	ldi	r24, 0x0A	; 10
    2a52:	97 e0       	ldi	r25, 0x07	; 7
    2a54:	0e 94 8d 04 	call	0x91a	; 0x91a <CANAddSendData>
		
			
		return;
    2a58:	ce c0       	rjmp	.+412    	; 0x2bf6 <Dashboard+0x258>
		break;
		case EVENT_4HZ:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2a5a:	80 91 47 07 	lds	r24, 0x0747
    2a5e:	81 30       	cpi	r24, 0x01	; 1
    2a60:	09 f0       	breq	.+2      	; 0x2a64 <Dashboard+0xc6>
    2a62:	c9 c0       	rjmp	.+402    	; 0x2bf6 <Dashboard+0x258>
	
			if(buzz_cycles!=0){
    2a64:	80 91 06 07 	lds	r24, 0x0706
    2a68:	88 23       	and	r24, r24
    2a6a:	f9 f0       	breq	.+62     	; 0x2aaa <Dashboard+0x10c>
				if(buzzer_count<=2){
    2a6c:	80 91 07 07 	lds	r24, 0x0707
    2a70:	83 30       	cpi	r24, 0x03	; 3
    2a72:	40 f4       	brcc	.+16     	; 0x2a84 <Dashboard+0xe6>
					buzzer_off();
    2a74:	0e 94 8e 03 	call	0x71c	; 0x71c <buzzer_off>
					buzzer_count--;
    2a78:	80 91 07 07 	lds	r24, 0x0707
    2a7c:	81 50       	subi	r24, 0x01	; 1
    2a7e:	80 93 07 07 	sts	0x0707, r24
    2a82:	03 c0       	rjmp	.+6      	; 0x2a8a <Dashboard+0xec>
				}else{
					buzzer_count--;
    2a84:	81 50       	subi	r24, 0x01	; 1
    2a86:	80 93 07 07 	sts	0x0707, r24
				}
				if(buzzer_count==0){
    2a8a:	80 91 07 07 	lds	r24, 0x0707
    2a8e:	88 23       	and	r24, r24
    2a90:	09 f0       	breq	.+2      	; 0x2a94 <Dashboard+0xf6>
    2a92:	b1 c0       	rjmp	.+354    	; 0x2bf6 <Dashboard+0x258>
					buzzer_count=4;
    2a94:	84 e0       	ldi	r24, 0x04	; 4
    2a96:	80 93 07 07 	sts	0x0707, r24
					buzzer_on();
    2a9a:	0e 94 8c 03 	call	0x718	; 0x718 <buzzer_on>
					buzz_cycles--;
    2a9e:	80 91 06 07 	lds	r24, 0x0706
    2aa2:	81 50       	subi	r24, 0x01	; 1
    2aa4:	80 93 06 07 	sts	0x0706, r24
    2aa8:	a6 c0       	rjmp	.+332    	; 0x2bf6 <Dashboard+0x258>
				}
			}else{
				buzzer_off();
    2aaa:	0e 94 8e 03 	call	0x71c	; 0x71c <buzzer_off>
    2aae:	a3 c0       	rjmp	.+326    	; 0x2bf6 <Dashboard+0x258>
				
			return;
			break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2ab0:	0e 94 df 04 	call	0x9be	; 0x9be <CANAbortCMD>
		return;
    2ab4:	a0 c0       	rjmp	.+320    	; 0x2bf6 <Dashboard+0x258>
		case EVENT_CANTIMEOUT:
			CANAbortCMD();	
    2ab6:	0e 94 df 04 	call	0x9be	; 0x9be <CANAbortCMD>
			AddError(ERROR_CANTIMEOUT);
    2aba:	88 e0       	ldi	r24, 0x08	; 8
    2abc:	0e 94 90 14 	call	0x2920	; 0x2920 <AddError>
		break;
    2ac0:	9a c0       	rjmp	.+308    	; 0x2bf6 <Dashboard+0x258>
		case EVENT_CANTX:
			CANSendNext();
    2ac2:	0e 94 be 04 	call	0x97c	; 0x97c <CANSendNext>
		break;
    2ac6:	97 c0       	rjmp	.+302    	; 0x2bf6 <Dashboard+0x258>
		case EVENT_CANRX:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2ac8:	80 91 47 07 	lds	r24, 0x0747
    2acc:	81 30       	cpi	r24, 0x01	; 1
    2ace:	09 f0       	breq	.+2      	; 0x2ad2 <Dashboard+0x134>
    2ad0:	92 c0       	rjmp	.+292    	; 0x2bf6 <Dashboard+0x258>

			CANGetData(&dashboard_rx);
    2ad2:	82 e2       	ldi	r24, 0x22	; 34
    2ad4:	97 e0       	ldi	r25, 0x07	; 7
    2ad6:	0e 94 35 04 	call	0x86a	; 0x86a <CANGetData>
			// check for communication error
			
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;	
    2ada:	d0 91 34 07 	lds	r29, 0x0734
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    2ade:	e2 e3       	ldi	r30, 0x32	; 50
    2ae0:	f7 e0       	ldi	r31, 0x07	; 7
    2ae2:	c0 81       	ld	r28, Z
			uint8_t error_code=dashboard_rx_general_data.dataStruct.ERRCODE;
    2ae4:	c1 80       	ldd	r12, Z+1	; 0x01
			
			
			if(leds&1){
    2ae6:	c0 ff       	sbrs	r28, 0
    2ae8:	04 c0       	rjmp	.+8      	; 0x2af2 <Dashboard+0x154>
				led_set(LED_ID_START);
    2aea:	80 e0       	ldi	r24, 0x00	; 0
    2aec:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
    2af0:	03 c0       	rjmp	.+6      	; 0x2af8 <Dashboard+0x15a>
			}else{
				led_clear(LED_ID_START);
    2af2:	80 e0       	ldi	r24, 0x00	; 0
    2af4:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
			}
			if((leds>>1)&1){
    2af8:	8c 2f       	mov	r24, r28
    2afa:	86 95       	lsr	r24
    2afc:	80 ff       	sbrs	r24, 0
    2afe:	04 c0       	rjmp	.+8      	; 0x2b08 <Dashboard+0x16a>
				led_set(LED_ID_LV_LOW);
    2b00:	8a e0       	ldi	r24, 0x0A	; 10
    2b02:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
    2b06:	03 c0       	rjmp	.+6      	; 0x2b0e <Dashboard+0x170>
			}else{
				led_clear(LED_ID_LV_LOW);
    2b08:	8a e0       	ldi	r24, 0x0A	; 10
    2b0a:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
			}
			if((leds>>2)&1){
    2b0e:	8c 2f       	mov	r24, r28
    2b10:	86 95       	lsr	r24
    2b12:	86 95       	lsr	r24
    2b14:	80 ff       	sbrs	r24, 0
    2b16:	04 c0       	rjmp	.+8      	; 0x2b20 <Dashboard+0x182>
				led_set(LED_ID_IMD);
    2b18:	82 e0       	ldi	r24, 0x02	; 2
    2b1a:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
    2b1e:	03 c0       	rjmp	.+6      	; 0x2b26 <Dashboard+0x188>
			}else{
				led_clear(LED_ID_IMD);
    2b20:	82 e0       	ldi	r24, 0x02	; 2
    2b22:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
			}	
			if((leds>>3)&1){
    2b26:	8c 2f       	mov	r24, r28
    2b28:	86 95       	lsr	r24
    2b2a:	86 95       	lsr	r24
    2b2c:	86 95       	lsr	r24
    2b2e:	80 ff       	sbrs	r24, 0
    2b30:	04 c0       	rjmp	.+8      	; 0x2b3a <Dashboard+0x19c>
				led_set(LED_ID_OK);
    2b32:	83 e0       	ldi	r24, 0x03	; 3
    2b34:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
    2b38:	03 c0       	rjmp	.+6      	; 0x2b40 <Dashboard+0x1a2>
			}else{
				led_clear(LED_ID_OK);			
    2b3a:	83 e0       	ldi	r24, 0x03	; 3
    2b3c:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
			}
			if((leds>>4)&1){
    2b40:	8c 2f       	mov	r24, r28
    2b42:	82 95       	swap	r24
    2b44:	8f 70       	andi	r24, 0x0F	; 15
    2b46:	80 ff       	sbrs	r24, 0
    2b48:	04 c0       	rjmp	.+8      	; 0x2b52 <Dashboard+0x1b4>
				led_set(LED_ID_BRAKE);
    2b4a:	84 e0       	ldi	r24, 0x04	; 4
    2b4c:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
    2b50:	03 c0       	rjmp	.+6      	; 0x2b58 <Dashboard+0x1ba>
			}else{
				led_clear(LED_ID_BRAKE);
    2b52:	84 e0       	ldi	r24, 0x04	; 4
    2b54:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
			}
			if((leds>>5)&1){
    2b58:	8c 2f       	mov	r24, r28
    2b5a:	82 95       	swap	r24
    2b5c:	86 95       	lsr	r24
    2b5e:	87 70       	andi	r24, 0x07	; 7
    2b60:	80 ff       	sbrs	r24, 0
    2b62:	07 c0       	rjmp	.+14     	; 0x2b72 <Dashboard+0x1d4>
				if(buzz_cycles!=0) return; // buzzer already buzzing
    2b64:	80 91 06 07 	lds	r24, 0x0706
    2b68:	88 23       	and	r24, r24
    2b6a:	09 f0       	breq	.+2      	; 0x2b6e <Dashboard+0x1d0>
    2b6c:	44 c0       	rjmp	.+136    	; 0x2bf6 <Dashboard+0x258>
				buzzer_buzz_ready_to_drive();
    2b6e:	0e 94 90 03 	call	0x720	; 0x720 <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    2b72:	c2 95       	swap	r28
    2b74:	c6 95       	lsr	r28
    2b76:	c6 95       	lsr	r28
    2b78:	c3 70       	andi	r28, 0x03	; 3
    2b7a:	c0 ff       	sbrs	r28, 0
    2b7c:	04 c0       	rjmp	.+8      	; 0x2b86 <Dashboard+0x1e8>
				led_set(LED_ID_AMS);
    2b7e:	81 e0       	ldi	r24, 0x01	; 1
    2b80:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
    2b84:	03 c0       	rjmp	.+6      	; 0x2b8c <Dashboard+0x1ee>
			}else{
				led_clear(LED_ID_AMS);							
    2b86:	81 e0       	ldi	r24, 0x01	; 1
    2b88:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
			}
			
			if((display_current_error!=error_code)&(error_code!=0)){
    2b8c:	81 e0       	ldi	r24, 0x01	; 1
    2b8e:	90 91 ca 07 	lds	r25, 0x07CA
    2b92:	9c 15       	cp	r25, r12
    2b94:	09 f4       	brne	.+2      	; 0x2b98 <Dashboard+0x1fa>
    2b96:	80 e0       	ldi	r24, 0x00	; 0
    2b98:	88 23       	and	r24, r24
    2b9a:	e1 f0       	breq	.+56     	; 0x2bd4 <Dashboard+0x236>
    2b9c:	81 e0       	ldi	r24, 0x01	; 1
    2b9e:	cc 20       	and	r12, r12
    2ba0:	09 f4       	brne	.+2      	; 0x2ba4 <Dashboard+0x206>
    2ba2:	80 e0       	ldi	r24, 0x00	; 0
    2ba4:	88 23       	and	r24, r24
    2ba6:	b1 f0       	breq	.+44     	; 0x2bd4 <Dashboard+0x236>
				display_current_error=error_code;
    2ba8:	c0 92 ca 07 	sts	0x07CA, r12
				selected_menu_pre_error=selected_menu;
    2bac:	80 91 a3 07 	lds	r24, 0x07A3
    2bb0:	80 93 60 07 	sts	0x0760, r24
				selected_menu=DISPLAY_MENU_ERROR;
    2bb4:	8c e0       	ldi	r24, 0x0C	; 12
    2bb6:	80 93 a3 07 	sts	0x07A3, r24
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2bba:	60 91 35 07 	lds	r22, 0x0735
    2bbe:	40 91 36 07 	lds	r20, 0x0736
    2bc2:	20 91 37 07 	lds	r18, 0x0737
    2bc6:	00 91 38 07 	lds	r16, 0x0738
    2bca:	e0 90 39 07 	lds	r14, 0x0739
    2bce:	0e 94 0e 13 	call	0x261c	; 0x261c <display_update>
    2bd2:	11 c0       	rjmp	.+34     	; 0x2bf6 <Dashboard+0x258>
			}else if(id==selected_menu){			
    2bd4:	80 91 a3 07 	lds	r24, 0x07A3
    2bd8:	d8 17       	cp	r29, r24
    2bda:	69 f4       	brne	.+26     	; 0x2bf6 <Dashboard+0x258>
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2bdc:	8d 2f       	mov	r24, r29
    2bde:	60 91 35 07 	lds	r22, 0x0735
    2be2:	40 91 36 07 	lds	r20, 0x0736
    2be6:	20 91 37 07 	lds	r18, 0x0737
    2bea:	00 91 38 07 	lds	r16, 0x0738
    2bee:	e0 90 39 07 	lds	r14, 0x0739
    2bf2:	0e 94 0e 13 	call	0x261c	; 0x261c <display_update>
		return;
		break;
		default:
		break;
	}
}
    2bf6:	df 91       	pop	r29
    2bf8:	cf 91       	pop	r28
    2bfa:	0f 91       	pop	r16
    2bfc:	ef 90       	pop	r14
    2bfe:	cf 90       	pop	r12
    2c00:	08 95       	ret

00002c02 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2c02:	90 91 29 08 	lds	r25, 0x0829
    2c06:	80 91 2a 08 	lds	r24, 0x082A
    2c0a:	98 17       	cp	r25, r24
    2c0c:	61 f0       	breq	.+24     	; 0x2c26 <EventHandleEvent+0x24>
		Dashboard();		
    2c0e:	0e 94 cf 14 	call	0x299e	; 0x299e <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2c12:	80 91 2a 08 	lds	r24, 0x082A
    2c16:	90 e0       	ldi	r25, 0x00	; 0
    2c18:	01 96       	adiw	r24, 0x01	; 1
    2c1a:	60 e1       	ldi	r22, 0x10	; 16
    2c1c:	70 e0       	ldi	r23, 0x00	; 0
    2c1e:	0e 94 37 1a 	call	0x346e	; 0x346e <__divmodhi4>
    2c22:	80 93 2a 08 	sts	0x082A, r24
    2c26:	08 95       	ret

00002c28 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRD|=(0x01)<<(7);/* set data direction to output*/
    2c28:	57 9a       	sbi	0x0a, 7	; 10
	DDRA|=(0x01)<<(1);/* set data direction to output*/
    2c2a:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<(3);/* set data direction to output*/
    2c2c:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<(4);/* set data direction to output*/
    2c2e:	0c 9a       	sbi	0x01, 4	; 1
	DDRG|=(0x01)<<(2);/* set data direction to output*/
    2c30:	9a 9a       	sbi	0x13, 2	; 19
	DDRC|=(0x01)<<(4);/* set data direction to output*/
    2c32:	3c 9a       	sbi	0x07, 4	; 7
	DDRC|=(0x01)<<(0);/* set data direction to output*/
    2c34:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<(1);/* set data direction to output*/
    2c36:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<(0);/* set data direction to output*/
    2c38:	98 9a       	sbi	0x13, 0	; 19
	DDRC|=(0x01)<<(1);/* set data direction to output*/
    2c3a:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<(2);/* set data direction to output*/
    2c3c:	0a 9a       	sbi	0x01, 2	; 1
	
	// turn off all leds to start with	
	led_clear_all();
    2c3e:	0e 94 92 16 	call	0x2d24	; 0x2d24 <led_clear_all>
	
}
    2c42:	08 95       	ret

00002c44 <led_set>:

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    2c44:	8c 30       	cpi	r24, 0x0C	; 12
    2c46:	a8 f5       	brcc	.+106    	; 0x2cb2 <led_set+0x6e>
	
	switch(led_id){
    2c48:	85 30       	cpi	r24, 0x05	; 5
    2c4a:	91 f1       	breq	.+100    	; 0x2cb0 <led_set+0x6c>
    2c4c:	86 30       	cpi	r24, 0x06	; 6
    2c4e:	70 f4       	brcc	.+28     	; 0x2c6c <led_set+0x28>
    2c50:	82 30       	cpi	r24, 0x02	; 2
    2c52:	31 f1       	breq	.+76     	; 0x2ca0 <led_set+0x5c>
    2c54:	83 30       	cpi	r24, 0x03	; 3
    2c56:	28 f4       	brcc	.+10     	; 0x2c62 <led_set+0x1e>
    2c58:	88 23       	and	r24, r24
    2c5a:	41 f1       	breq	.+80     	; 0x2cac <led_set+0x68>
    2c5c:	81 30       	cpi	r24, 0x01	; 1
    2c5e:	49 f5       	brne	.+82     	; 0x2cb2 <led_set+0x6e>
    2c60:	13 c0       	rjmp	.+38     	; 0x2c88 <led_set+0x44>
    2c62:	83 30       	cpi	r24, 0x03	; 3
    2c64:	09 f1       	breq	.+66     	; 0x2ca8 <led_set+0x64>
    2c66:	84 30       	cpi	r24, 0x04	; 4
    2c68:	21 f5       	brne	.+72     	; 0x2cb2 <led_set+0x6e>
    2c6a:	1c c0       	rjmp	.+56     	; 0x2ca4 <led_set+0x60>
    2c6c:	88 30       	cpi	r24, 0x08	; 8
    2c6e:	91 f0       	breq	.+36     	; 0x2c94 <led_set+0x50>
    2c70:	89 30       	cpi	r24, 0x09	; 9
    2c72:	28 f4       	brcc	.+10     	; 0x2c7e <led_set+0x3a>
    2c74:	86 30       	cpi	r24, 0x06	; 6
    2c76:	51 f0       	breq	.+20     	; 0x2c8c <led_set+0x48>
    2c78:	87 30       	cpi	r24, 0x07	; 7
    2c7a:	d9 f4       	brne	.+54     	; 0x2cb2 <led_set+0x6e>
    2c7c:	09 c0       	rjmp	.+18     	; 0x2c90 <led_set+0x4c>
    2c7e:	89 30       	cpi	r24, 0x09	; 9
    2c80:	59 f0       	breq	.+22     	; 0x2c98 <led_set+0x54>
    2c82:	8a 30       	cpi	r24, 0x0A	; 10
    2c84:	b1 f4       	brne	.+44     	; 0x2cb2 <led_set+0x6e>
    2c86:	0a c0       	rjmp	.+20     	; 0x2c9c <led_set+0x58>
		case LED_ID_AMS:
				PORTD|=(0x01)<<(7);	/* turn on led */
    2c88:	5f 9a       	sbi	0x0b, 7	; 11
			break;
    2c8a:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<(1);/* turn on led */
    2c8c:	11 9a       	sbi	0x02, 1	; 2
			break;
    2c8e:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<(3);/* turn on led */
    2c90:	13 9a       	sbi	0x02, 3	; 2
			break;
    2c92:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<(4);/* turn on led */
    2c94:	14 9a       	sbi	0x02, 4	; 2
				break;
    2c96:	08 95       	ret
		case LED_ID_AD:
				PORTG|=(0x01)<<(2);/* turn on led */
    2c98:	a2 9a       	sbi	0x14, 2	; 20
				break;
    2c9a:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC|=(0x01)<<(4);/* turn on led */
    2c9c:	44 9a       	sbi	0x08, 4	; 8
				break;
    2c9e:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<(0);/* turn on led */
    2ca0:	40 9a       	sbi	0x08, 0	; 8
				break;
    2ca2:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<(1);/* turn on led */
    2ca4:	a1 9a       	sbi	0x14, 1	; 20
				break;
    2ca6:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<(0);/* turn on led */
    2ca8:	a0 9a       	sbi	0x14, 0	; 20
				break;
    2caa:	08 95       	ret
		case LED_ID_START:
				PORTC|=(0x01)<<(1);/* turn on led */
    2cac:	41 9a       	sbi	0x08, 1	; 8
				break;
    2cae:	08 95       	ret
		case LED_ID_TC:
				PORTA|=(0x01)<<(2);/* turn on led*/
    2cb0:	12 9a       	sbi	0x02, 2	; 2
    2cb2:	08 95       	ret

00002cb4 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2cb4:	8c 30       	cpi	r24, 0x0C	; 12
    2cb6:	a8 f5       	brcc	.+106    	; 0x2d22 <led_clear+0x6e>
	
	switch(led_id){
    2cb8:	85 30       	cpi	r24, 0x05	; 5
    2cba:	91 f1       	breq	.+100    	; 0x2d20 <led_clear+0x6c>
    2cbc:	86 30       	cpi	r24, 0x06	; 6
    2cbe:	70 f4       	brcc	.+28     	; 0x2cdc <led_clear+0x28>
    2cc0:	82 30       	cpi	r24, 0x02	; 2
    2cc2:	31 f1       	breq	.+76     	; 0x2d10 <led_clear+0x5c>
    2cc4:	83 30       	cpi	r24, 0x03	; 3
    2cc6:	28 f4       	brcc	.+10     	; 0x2cd2 <led_clear+0x1e>
    2cc8:	88 23       	and	r24, r24
    2cca:	41 f1       	breq	.+80     	; 0x2d1c <led_clear+0x68>
    2ccc:	81 30       	cpi	r24, 0x01	; 1
    2cce:	49 f5       	brne	.+82     	; 0x2d22 <led_clear+0x6e>
    2cd0:	13 c0       	rjmp	.+38     	; 0x2cf8 <led_clear+0x44>
    2cd2:	83 30       	cpi	r24, 0x03	; 3
    2cd4:	09 f1       	breq	.+66     	; 0x2d18 <led_clear+0x64>
    2cd6:	84 30       	cpi	r24, 0x04	; 4
    2cd8:	21 f5       	brne	.+72     	; 0x2d22 <led_clear+0x6e>
    2cda:	1c c0       	rjmp	.+56     	; 0x2d14 <led_clear+0x60>
    2cdc:	88 30       	cpi	r24, 0x08	; 8
    2cde:	91 f0       	breq	.+36     	; 0x2d04 <led_clear+0x50>
    2ce0:	89 30       	cpi	r24, 0x09	; 9
    2ce2:	28 f4       	brcc	.+10     	; 0x2cee <led_clear+0x3a>
    2ce4:	86 30       	cpi	r24, 0x06	; 6
    2ce6:	51 f0       	breq	.+20     	; 0x2cfc <led_clear+0x48>
    2ce8:	87 30       	cpi	r24, 0x07	; 7
    2cea:	d9 f4       	brne	.+54     	; 0x2d22 <led_clear+0x6e>
    2cec:	09 c0       	rjmp	.+18     	; 0x2d00 <led_clear+0x4c>
    2cee:	89 30       	cpi	r24, 0x09	; 9
    2cf0:	59 f0       	breq	.+22     	; 0x2d08 <led_clear+0x54>
    2cf2:	8a 30       	cpi	r24, 0x0A	; 10
    2cf4:	b1 f4       	brne	.+44     	; 0x2d22 <led_clear+0x6e>
    2cf6:	0a c0       	rjmp	.+20     	; 0x2d0c <led_clear+0x58>
		case LED_ID_AMS:
				PORTD&=~(1<<(7));	/* turn off led */
    2cf8:	5f 98       	cbi	0x0b, 7	; 11
				break;
    2cfa:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<(1));/* turn off led */
    2cfc:	11 98       	cbi	0x02, 1	; 2
				break;
    2cfe:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<(3));/* turn off led */
    2d00:	13 98       	cbi	0x02, 3	; 2
				break;
    2d02:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<(4));/* turn off led */
    2d04:	14 98       	cbi	0x02, 4	; 2
				break;
    2d06:	08 95       	ret
		case LED_ID_AD:
				PORTG&=~(1<<(2));/* turn off led */
    2d08:	a2 98       	cbi	0x14, 2	; 20
				break;
    2d0a:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC&=~(1<<(4));/* turn off led */
    2d0c:	44 98       	cbi	0x08, 4	; 8
				break;
    2d0e:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<(0));/* turn off led */
    2d10:	40 98       	cbi	0x08, 0	; 8
				break;
    2d12:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(1<<(1));/* turn off led */
    2d14:	a1 98       	cbi	0x14, 1	; 20
				break;
    2d16:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<(0));/* turn off led */
    2d18:	a0 98       	cbi	0x14, 0	; 20
				break;
    2d1a:	08 95       	ret
		case LED_ID_START:
				PORTC&=~(1<<(1));/* turn off led */
    2d1c:	41 98       	cbi	0x08, 1	; 8
				break;
    2d1e:	08 95       	ret
		case LED_ID_TC:
				PORTA&=~(1<<(2));/* turn off led*/
    2d20:	12 98       	cbi	0x02, 2	; 2
    2d22:	08 95       	ret

00002d24 <led_clear_all>:
	
	
	
}

void led_clear_all(void){
    2d24:	cf 93       	push	r28
	uint8_t j=0;
    2d26:	c0 e0       	ldi	r28, 0x00	; 0
	for(j;j<12;j++){
		led_clear(j);
    2d28:	8c 2f       	mov	r24, r28
    2d2a:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
	
}

void led_clear_all(void){
	uint8_t j=0;
	for(j;j<12;j++){
    2d2e:	cf 5f       	subi	r28, 0xFF	; 255
    2d30:	cc 30       	cpi	r28, 0x0C	; 12
    2d32:	d1 f7       	brne	.-12     	; 0x2d28 <led_clear_all+0x4>
		led_clear(j);
	}
    2d34:	cf 91       	pop	r28
    2d36:	08 95       	ret

00002d38 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2d38:	8c 30       	cpi	r24, 0x0C	; 12
    2d3a:	08 f0       	brcs	.+2      	; 0x2d3e <led_is_set+0x6>
    2d3c:	79 c0       	rjmp	.+242    	; 0x2e30 <led_is_set+0xf8>
	
	switch(led_id){
    2d3e:	85 30       	cpi	r24, 0x05	; 5
    2d40:	59 f1       	breq	.+86     	; 0x2d98 <led_is_set+0x60>
    2d42:	86 30       	cpi	r24, 0x06	; 6
    2d44:	98 f4       	brcc	.+38     	; 0x2d6c <led_is_set+0x34>
    2d46:	82 30       	cpi	r24, 0x02	; 2
    2d48:	09 f4       	brne	.+2      	; 0x2d4c <led_is_set+0x14>
    2d4a:	4f c0       	rjmp	.+158    	; 0x2dea <led_is_set+0xb2>
    2d4c:	83 30       	cpi	r24, 0x03	; 3
    2d4e:	38 f4       	brcc	.+14     	; 0x2d5e <led_is_set+0x26>
    2d50:	88 23       	and	r24, r24
    2d52:	09 f4       	brne	.+2      	; 0x2d56 <led_is_set+0x1e>
    2d54:	5d c0       	rjmp	.+186    	; 0x2e10 <led_is_set+0xd8>
    2d56:	81 30       	cpi	r24, 0x01	; 1
    2d58:	09 f0       	breq	.+2      	; 0x2d5c <led_is_set+0x24>
    2d5a:	69 c0       	rjmp	.+210    	; 0x2e2e <led_is_set+0xf6>
    2d5c:	18 c0       	rjmp	.+48     	; 0x2d8e <led_is_set+0x56>
    2d5e:	83 30       	cpi	r24, 0x03	; 3
    2d60:	09 f4       	brne	.+2      	; 0x2d64 <led_is_set+0x2c>
    2d62:	50 c0       	rjmp	.+160    	; 0x2e04 <led_is_set+0xcc>
    2d64:	84 30       	cpi	r24, 0x04	; 4
    2d66:	09 f0       	breq	.+2      	; 0x2d6a <led_is_set+0x32>
    2d68:	62 c0       	rjmp	.+196    	; 0x2e2e <led_is_set+0xf6>
    2d6a:	45 c0       	rjmp	.+138    	; 0x2df6 <led_is_set+0xbe>
    2d6c:	88 30       	cpi	r24, 0x08	; 8
    2d6e:	69 f1       	breq	.+90     	; 0x2dca <led_is_set+0x92>
    2d70:	89 30       	cpi	r24, 0x09	; 9
    2d72:	38 f4       	brcc	.+14     	; 0x2d82 <led_is_set+0x4a>
    2d74:	86 30       	cpi	r24, 0x06	; 6
    2d76:	09 f4       	brne	.+2      	; 0x2d7a <led_is_set+0x42>
    2d78:	52 c0       	rjmp	.+164    	; 0x2e1e <led_is_set+0xe6>
    2d7a:	87 30       	cpi	r24, 0x07	; 7
    2d7c:	09 f0       	breq	.+2      	; 0x2d80 <led_is_set+0x48>
    2d7e:	57 c0       	rjmp	.+174    	; 0x2e2e <led_is_set+0xf6>
    2d80:	13 c0       	rjmp	.+38     	; 0x2da8 <led_is_set+0x70>
    2d82:	89 30       	cpi	r24, 0x09	; 9
    2d84:	d1 f0       	breq	.+52     	; 0x2dba <led_is_set+0x82>
    2d86:	8a 30       	cpi	r24, 0x0A	; 10
    2d88:	09 f0       	breq	.+2      	; 0x2d8c <led_is_set+0x54>
    2d8a:	51 c0       	rjmp	.+162    	; 0x2e2e <led_is_set+0xf6>
    2d8c:	26 c0       	rjmp	.+76     	; 0x2dda <led_is_set+0xa2>
		case LED_ID_AMS:
			return 0x01==(PORTD>>(7));	
    2d8e:	81 e0       	ldi	r24, 0x01	; 1
    2d90:	5f 99       	sbic	0x0b, 7	; 11
    2d92:	4e c0       	rjmp	.+156    	; 0x2e30 <led_is_set+0xf8>
    2d94:	80 e0       	ldi	r24, 0x00	; 0
    2d96:	08 95       	ret
			break;
		case LED_ID_TC:
			return 0x01==(PORTA>>(1));
    2d98:	92 b1       	in	r25, 0x02	; 2
    2d9a:	96 95       	lsr	r25
    2d9c:	81 e0       	ldi	r24, 0x01	; 1
    2d9e:	91 30       	cpi	r25, 0x01	; 1
    2da0:	09 f4       	brne	.+2      	; 0x2da4 <led_is_set+0x6c>
    2da2:	46 c0       	rjmp	.+140    	; 0x2e30 <led_is_set+0xf8>
    2da4:	80 e0       	ldi	r24, 0x00	; 0
    2da6:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>(3));
    2da8:	92 b1       	in	r25, 0x02	; 2
    2daa:	96 95       	lsr	r25
    2dac:	96 95       	lsr	r25
    2dae:	96 95       	lsr	r25
    2db0:	81 e0       	ldi	r24, 0x01	; 1
    2db2:	91 30       	cpi	r25, 0x01	; 1
    2db4:	e9 f1       	breq	.+122    	; 0x2e30 <led_is_set+0xf8>
    2db6:	80 e0       	ldi	r24, 0x00	; 0
    2db8:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>(4));
    2dba:	92 b1       	in	r25, 0x02	; 2
    2dbc:	92 95       	swap	r25
    2dbe:	9f 70       	andi	r25, 0x0F	; 15
    2dc0:	81 e0       	ldi	r24, 0x01	; 1
    2dc2:	91 30       	cpi	r25, 0x01	; 1
    2dc4:	a9 f1       	breq	.+106    	; 0x2e30 <led_is_set+0xf8>
    2dc6:	80 e0       	ldi	r24, 0x00	; 0
    2dc8:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTG>>(2));
    2dca:	94 b3       	in	r25, 0x14	; 20
    2dcc:	96 95       	lsr	r25
    2dce:	96 95       	lsr	r25
    2dd0:	81 e0       	ldi	r24, 0x01	; 1
    2dd2:	91 30       	cpi	r25, 0x01	; 1
    2dd4:	69 f1       	breq	.+90     	; 0x2e30 <led_is_set+0xf8>
    2dd6:	80 e0       	ldi	r24, 0x00	; 0
    2dd8:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTC>>(4));
    2dda:	98 b1       	in	r25, 0x08	; 8
    2ddc:	92 95       	swap	r25
    2dde:	9f 70       	andi	r25, 0x0F	; 15
    2de0:	81 e0       	ldi	r24, 0x01	; 1
    2de2:	91 30       	cpi	r25, 0x01	; 1
    2de4:	29 f1       	breq	.+74     	; 0x2e30 <led_is_set+0xf8>
    2de6:	80 e0       	ldi	r24, 0x00	; 0
    2de8:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>(0));
    2dea:	98 b1       	in	r25, 0x08	; 8
    2dec:	81 e0       	ldi	r24, 0x01	; 1
    2dee:	91 30       	cpi	r25, 0x01	; 1
    2df0:	f9 f0       	breq	.+62     	; 0x2e30 <led_is_set+0xf8>
    2df2:	80 e0       	ldi	r24, 0x00	; 0
    2df4:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>(1));
    2df6:	94 b3       	in	r25, 0x14	; 20
    2df8:	96 95       	lsr	r25
    2dfa:	81 e0       	ldi	r24, 0x01	; 1
    2dfc:	91 30       	cpi	r25, 0x01	; 1
    2dfe:	c1 f0       	breq	.+48     	; 0x2e30 <led_is_set+0xf8>
    2e00:	80 e0       	ldi	r24, 0x00	; 0
    2e02:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>(0));
    2e04:	94 b3       	in	r25, 0x14	; 20
    2e06:	81 e0       	ldi	r24, 0x01	; 1
    2e08:	91 30       	cpi	r25, 0x01	; 1
    2e0a:	91 f0       	breq	.+36     	; 0x2e30 <led_is_set+0xf8>
    2e0c:	80 e0       	ldi	r24, 0x00	; 0
    2e0e:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTC>>(1));
    2e10:	98 b1       	in	r25, 0x08	; 8
    2e12:	96 95       	lsr	r25
    2e14:	81 e0       	ldi	r24, 0x01	; 1
    2e16:	91 30       	cpi	r25, 0x01	; 1
    2e18:	59 f0       	breq	.+22     	; 0x2e30 <led_is_set+0xf8>
    2e1a:	80 e0       	ldi	r24, 0x00	; 0
    2e1c:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>(2));
    2e1e:	92 b1       	in	r25, 0x02	; 2
    2e20:	96 95       	lsr	r25
    2e22:	96 95       	lsr	r25
    2e24:	81 e0       	ldi	r24, 0x01	; 1
    2e26:	91 30       	cpi	r25, 0x01	; 1
    2e28:	19 f0       	breq	.+6      	; 0x2e30 <led_is_set+0xf8>
    2e2a:	80 e0       	ldi	r24, 0x00	; 0
    2e2c:	08 95       	ret
    2e2e:	08 95       	ret
			break;
		default:
		break;
	}
}
    2e30:	08 95       	ret

00002e32 <led_toggle>:



void led_toggle(uint8_t led_id){
    2e32:	cf 93       	push	r28
    2e34:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    2e36:	0e 94 9c 16 	call	0x2d38	; 0x2d38 <led_is_set>
    2e3a:	88 23       	and	r24, r24
    2e3c:	21 f0       	breq	.+8      	; 0x2e46 <led_toggle+0x14>
		led_clear(led_id);
    2e3e:	8c 2f       	mov	r24, r28
    2e40:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <led_clear>
    2e44:	03 c0       	rjmp	.+6      	; 0x2e4c <led_toggle+0x1a>
	}else{
		led_set(led_id);
    2e46:	8c 2f       	mov	r24, r28
    2e48:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
	}
}
    2e4c:	cf 91       	pop	r28
    2e4e:	08 95       	ret

00002e50 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    2e50:	ef 92       	push	r14
    2e52:	ff 92       	push	r15
    2e54:	0f 93       	push	r16
    2e56:	1f 93       	push	r17
    2e58:	cf 93       	push	r28
    2e5a:	df 93       	push	r29
    2e5c:	7c 01       	movw	r14, r24
    2e5e:	c0 e0       	ldi	r28, 0x00	; 0
    2e60:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2e62:	01 e0       	ldi	r16, 0x01	; 1
    2e64:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    2e66:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2e68:	98 01       	movw	r18, r16
    2e6a:	0c 2e       	mov	r0, r28
    2e6c:	02 c0       	rjmp	.+4      	; 0x2e72 <led_state_set+0x22>
    2e6e:	22 0f       	add	r18, r18
    2e70:	33 1f       	adc	r19, r19
    2e72:	0a 94       	dec	r0
    2e74:	e2 f7       	brpl	.-8      	; 0x2e6e <led_state_set+0x1e>
    2e76:	2e 21       	and	r18, r14
    2e78:	3f 21       	and	r19, r15
    2e7a:	21 15       	cp	r18, r1
    2e7c:	31 05       	cpc	r19, r1
    2e7e:	11 f0       	breq	.+4      	; 0x2e84 <led_state_set+0x34>
			led_set(i);
    2e80:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
    2e84:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    2e86:	cb 30       	cpi	r28, 0x0B	; 11
    2e88:	d1 05       	cpc	r29, r1
    2e8a:	69 f7       	brne	.-38     	; 0x2e66 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    2e8c:	df 91       	pop	r29
    2e8e:	cf 91       	pop	r28
    2e90:	1f 91       	pop	r17
    2e92:	0f 91       	pop	r16
    2e94:	ff 90       	pop	r15
    2e96:	ef 90       	pop	r14
    2e98:	08 95       	ret

00002e9a <led_state_return>:

uint16_t led_state_return(void){
    2e9a:	0f 93       	push	r16
    2e9c:	1f 93       	push	r17
    2e9e:	cf 93       	push	r28
    2ea0:	df 93       	push	r29
    2ea2:	c0 e0       	ldi	r28, 0x00	; 0
    2ea4:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    2ea6:	8c 2f       	mov	r24, r28
    2ea8:	0e 94 9c 16 	call	0x2d38	; 0x2d38 <led_is_set>
    2eac:	90 e0       	ldi	r25, 0x00	; 0
    2eae:	0c 2e       	mov	r0, r28
    2eb0:	02 c0       	rjmp	.+4      	; 0x2eb6 <led_state_return+0x1c>
    2eb2:	88 0f       	add	r24, r24
    2eb4:	99 1f       	adc	r25, r25
    2eb6:	0a 94       	dec	r0
    2eb8:	e2 f7       	brpl	.-8      	; 0x2eb2 <led_state_return+0x18>
    2eba:	08 2b       	or	r16, r24
    2ebc:	19 2b       	or	r17, r25
    2ebe:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    2ec0:	cb 30       	cpi	r28, 0x0B	; 11
    2ec2:	d1 05       	cpc	r29, r1
    2ec4:	81 f7       	brne	.-32     	; 0x2ea6 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    2ec6:	80 2f       	mov	r24, r16
    2ec8:	91 2f       	mov	r25, r17
    2eca:	df 91       	pop	r29
    2ecc:	cf 91       	pop	r28
    2ece:	1f 91       	pop	r17
    2ed0:	0f 91       	pop	r16
    2ed2:	08 95       	ret

00002ed4 <led_percent_bar>:




void led_percent_bar(uint8_t percent){	
    2ed4:	cf 93       	push	r28
    2ed6:	c8 2f       	mov	r28, r24
	
	if(percent<19){
    2ed8:	83 31       	cpi	r24, 0x13	; 19
    2eda:	10 f4       	brcc	.+4      	; 0x2ee0 <led_percent_bar+0xc>
		//clear all leds
		led_clear_all();
    2edc:	0e 94 92 16 	call	0x2d24	; 0x2d24 <led_clear_all>
	}
	
	if(percent>19){
    2ee0:	c4 31       	cpi	r28, 0x14	; 20
    2ee2:	30 f0       	brcs	.+12     	; 0x2ef0 <led_percent_bar+0x1c>
		// turn on IMD and AD
		led_set(LED_ID_IMD);
    2ee4:	82 e0       	ldi	r24, 0x02	; 2
    2ee6:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
		led_set(LED_ID_AD);
    2eea:	89 e0       	ldi	r24, 0x09	; 9
    2eec:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
	}
	
	if(percent>39){
    2ef0:	c8 32       	cpi	r28, 0x28	; 40
    2ef2:	30 f0       	brcs	.+12     	; 0x2f00 <led_percent_bar+0x2c>
		// turn on LV LOW and KOBI	
		led_set(LED_ID_LV_LOW);
    2ef4:	8a e0       	ldi	r24, 0x0A	; 10
    2ef6:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
		led_set(LED_ID_KOBI);
    2efa:	88 e0       	ldi	r24, 0x08	; 8
    2efc:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
	}		
	
	if(percent>59){
    2f00:	cc 33       	cpi	r28, 0x3C	; 60
    2f02:	30 f0       	brcs	.+12     	; 0x2f10 <led_percent_bar+0x3c>
		//turn on AMS and RECUP
		led_set(LED_ID_START);
    2f04:	80 e0       	ldi	r24, 0x00	; 0
    2f06:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
		led_set(LED_ID_RECUP);
    2f0a:	87 e0       	ldi	r24, 0x07	; 7
    2f0c:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
	}		
	
	if(percent>79){
    2f10:	c0 35       	cpi	r28, 0x50	; 80
    2f12:	30 f0       	brcs	.+12     	; 0x2f20 <led_percent_bar+0x4c>
		//turn on OK and TV
		led_set(LED_ID_OK);
    2f14:	83 e0       	ldi	r24, 0x03	; 3
    2f16:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
		led_set(LED_ID_TV);
    2f1a:	86 e0       	ldi	r24, 0x06	; 6
    2f1c:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
	}
	
	if(percent>99){
    2f20:	c4 36       	cpi	r28, 0x64	; 100
    2f22:	30 f0       	brcs	.+12     	; 0x2f30 <led_percent_bar+0x5c>
		//turn on Brake and TC
		led_set(LED_ID_BRAKE);
    2f24:	84 e0       	ldi	r24, 0x04	; 4
    2f26:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
		led_set(LED_ID_TC);
    2f2a:	85 e0       	ldi	r24, 0x05	; 5
    2f2c:	0e 94 22 16 	call	0x2c44	; 0x2c44 <led_set>
	}		
		
	
	
	
}
    2f30:	cf 91       	pop	r28
    2f32:	08 95       	ret

00002f34 <main_deinit>:
		
}

void main_deinit(){
	
}
    2f34:	08 95       	ret

00002f36 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    2f36:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    2f38:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    2f3a:	87 b1       	in	r24, 0x07	; 7
    2f3c:	80 76       	andi	r24, 0x60	; 96
    2f3e:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2f40:	8f ef       	ldi	r24, 0xFF	; 255
    2f42:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    2f44:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    2f46:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    2f48:	93 b3       	in	r25, 0x13	; 19
    2f4a:	90 7e       	andi	r25, 0xE0	; 224
    2f4c:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    2f4e:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2f50:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    2f52:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    2f54:	9b b1       	in	r25, 0x0b	; 11
    2f56:	9f 69       	ori	r25, 0x9F	; 159
    2f58:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2f5a:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2f5c:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    2f5e:	84 b3       	in	r24, 0x14	; 20
    2f60:	8f 61       	ori	r24, 0x1F	; 31
    2f62:	84 bb       	out	0x14, r24	; 20
	
}
    2f64:	08 95       	ret

00002f66 <main_init>:



void main_init(){

	dashboard_state=DASHBOARD_STATE_STARTING;
    2f66:	10 92 47 07 	sts	0x0747, r1
	
	ports_init();
    2f6a:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <ports_init>
	
	Timer0_init(TMR0_PRESCALER);
    2f6e:	84 e0       	ldi	r24, 0x04	; 4
    2f70:	0e 94 9d 19 	call	0x333a	; 0x333a <Timer0_init>
	
	CANInit();
    2f74:	0e 94 fd 03 	call	0x7fa	; 0x7fa <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    2f78:	82 e0       	ldi	r24, 0x02	; 2
    2f7a:	60 e0       	ldi	r22, 0x00	; 0
    2f7c:	0e 94 ab 19 	call	0x3356	; 0x3356 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    2f80:	83 e0       	ldi	r24, 0x03	; 3
    2f82:	60 e0       	ldi	r22, 0x00	; 0
    2f84:	0e 94 b0 19 	call	0x3360	; 0x3360 <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    2f88:	0e 94 b5 19 	call	0x336a	; 0x336a <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    2f8c:	0e 94 e5 19 	call	0x33ca	; 0x33ca <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    2f90:	0e 94 89 03 	call	0x712	; 0x712 <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    2f94:	0e 94 05 1a 	call	0x340a	; 0x340a <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    2f98:	0e 94 14 16 	call	0x2c28	; 0x2c28 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    2f9c:	0e 94 dc 02 	call	0x5b8	; 0x5b8 <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    2fa0:	0e 94 13 14 	call	0x2826	; 0x2826 <display_init>
	#endif
	
	#if HAS_RADIO
	radio_init();
    2fa4:	0e 94 da 17 	call	0x2fb4	; 0x2fb4 <radio_init>
	#endif
	
	InitWDT();
    2fa8:	0e 94 15 1a 	call	0x342a	; 0x342a <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2fac:	80 e0       	ldi	r24, 0x00	; 0
    2fae:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
	
		
}
    2fb2:	08 95       	ret

00002fb4 <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    2fb4:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    2fb6:	5a 98       	cbi	0x0b, 2	; 11
}
    2fb8:	08 95       	ret

00002fba <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2fba:	5a 9a       	sbi	0x0b, 2	; 11
}
    2fbc:	08 95       	ret

00002fbe <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    2fbe:	5a 98       	cbi	0x0b, 2	; 11
}
    2fc0:	08 95       	ret

00002fc2 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    2fc2:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    2fc4:	20 9a       	sbi	0x04, 0	; 4
    2fc6:	94 b1       	in	r25, 0x04	; 4
    2fc8:	96 60       	ori	r25, 0x06	; 6
    2fca:	94 b9       	out	0x04, r25	; 4
    2fcc:	9c b5       	in	r25, 0x2c	; 44
    2fce:	90 7c       	andi	r25, 0xC0	; 192
    2fd0:	9c bd       	out	0x2c, r25	; 44
    2fd2:	9c b5       	in	r25, 0x2c	; 44
    2fd4:	8f 73       	andi	r24, 0x3F	; 63
    2fd6:	89 2b       	or	r24, r25
    2fd8:	8c bd       	out	0x2c, r24	; 44
    2fda:	8d b5       	in	r24, 0x2d	; 45
    2fdc:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2fde:	8c b5       	in	r24, 0x2c	; 44
    2fe0:	80 64       	ori	r24, 0x40	; 64
    2fe2:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    2fe4:	81 e0       	ldi	r24, 0x01	; 1
    2fe6:	08 95       	ret

00002fe8 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2fe8:	8d b5       	in	r24, 0x2d	; 45
}
    2fea:	80 78       	andi	r24, 0x80	; 128
    2fec:	08 95       	ret

00002fee <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2fee:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2ff0:	0d b4       	in	r0, 0x2d	; 45
    2ff2:	07 fe       	sbrs	r0, 7
    2ff4:	fd cf       	rjmp	.-6      	; 0x2ff0 <spi_putchar+0x2>
    return ch;
}
    2ff6:	08 95       	ret

00002ff8 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2ff8:	0d b4       	in	r0, 0x2d	; 45
    2ffa:	07 fe       	sbrs	r0, 7
    2ffc:	fd cf       	rjmp	.-6      	; 0x2ff8 <spi_getchar>
    ch = Spi_get_byte();
    2ffe:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    3000:	08 95       	ret

00003002 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    3002:	0d b4       	in	r0, 0x2d	; 45
    3004:	07 fe       	sbrs	r0, 7
    3006:	fd cf       	rjmp	.-6      	; 0x3002 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    3008:	8e bd       	out	0x2e, r24	; 46
}
    300a:	08 95       	ret

0000300c <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    300c:	1f 92       	push	r1
    300e:	0f 92       	push	r0
    3010:	0f b6       	in	r0, 0x3f	; 63
    3012:	0f 92       	push	r0
    3014:	11 24       	eor	r1, r1
}
    3016:	0f 90       	pop	r0
    3018:	0f be       	out	0x3f, r0	; 63
    301a:	0f 90       	pop	r0
    301c:	1f 90       	pop	r1
    301e:	18 95       	reti

00003020 <startup_sequence>:
#include "../includes/MyCommon.h"
#include "../includes/Display.h"

uint8_t start_up_count=0;

void startup_sequence(void){
    3020:	cf 92       	push	r12
    3022:	ef 92       	push	r14
    3024:	0f 93       	push	r16
    3026:	cf 93       	push	r28
			start_up_count++;
    3028:	20 91 3a 07 	lds	r18, 0x073A
    302c:	2f 5f       	subi	r18, 0xFF	; 255
    302e:	20 93 3a 07 	sts	0x073A, r18
			
			if(((start_up_count%6)==0)){
    3032:	82 2f       	mov	r24, r18
    3034:	66 e0       	ldi	r22, 0x06	; 6
    3036:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    303a:	99 23       	and	r25, r25
    303c:	e9 f4       	brne	.+58     	; 0x3078 <startup_sequence+0x58>
				display_starting((start_up_count/6)*10);
    303e:	c6 e0       	ldi	r28, 0x06	; 6
    3040:	82 2f       	mov	r24, r18
    3042:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    3046:	88 0f       	add	r24, r24
    3048:	98 2f       	mov	r25, r24
    304a:	99 0f       	add	r25, r25
    304c:	99 0f       	add	r25, r25
    304e:	89 0f       	add	r24, r25
    3050:	0e 94 79 14 	call	0x28f2	; 0x28f2 <display_starting>
				led_percent_bar((start_up_count/6)*10);
    3054:	80 91 3a 07 	lds	r24, 0x073A
    3058:	6c 2f       	mov	r22, r28
    305a:	0e 94 2b 1a 	call	0x3456	; 0x3456 <__udivmodqi4>
    305e:	28 2f       	mov	r18, r24
    3060:	30 e0       	ldi	r19, 0x00	; 0
    3062:	22 0f       	add	r18, r18
    3064:	33 1f       	adc	r19, r19
    3066:	c9 01       	movw	r24, r18
    3068:	88 0f       	add	r24, r24
    306a:	99 1f       	adc	r25, r25
    306c:	88 0f       	add	r24, r24
    306e:	99 1f       	adc	r25, r25
    3070:	82 0f       	add	r24, r18
    3072:	93 1f       	adc	r25, r19
    3074:	0e 94 6a 17 	call	0x2ed4	; 0x2ed4 <led_percent_bar>
			}
			
			if(start_up_count>=65){
    3078:	80 91 3a 07 	lds	r24, 0x073A
    307c:	81 34       	cpi	r24, 0x41	; 65
    307e:	80 f0       	brcs	.+32     	; 0x30a0 <startup_sequence+0x80>
				dashboard_state=DASHBOARD_STATE_RUNNING;
    3080:	81 e0       	ldi	r24, 0x01	; 1
    3082:	80 93 47 07 	sts	0x0747, r24
				selected_menu=DISPLAY_MENU_HOME;
    3086:	10 92 a3 07 	sts	0x07A3, r1
				display_update(selected_menu,0,0,0,0,0,0);
    308a:	80 e0       	ldi	r24, 0x00	; 0
    308c:	60 e0       	ldi	r22, 0x00	; 0
    308e:	40 e0       	ldi	r20, 0x00	; 0
    3090:	20 e0       	ldi	r18, 0x00	; 0
    3092:	00 e0       	ldi	r16, 0x00	; 0
    3094:	ee 24       	eor	r14, r14
    3096:	cc 24       	eor	r12, r12
    3098:	0e 94 0e 13 	call	0x261c	; 0x261c <display_update>
				//clear all leds
				led_clear_all();
    309c:	0e 94 92 16 	call	0x2d24	; 0x2d24 <led_clear_all>
			}
    30a0:	cf 91       	pop	r28
    30a2:	0f 91       	pop	r16
    30a4:	ef 90       	pop	r14
    30a6:	cf 90       	pop	r12
    30a8:	08 95       	ret

000030aa <__vector_17>:
/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */


ISR(TIMER0_OVF_vect){
    30aa:	1f 92       	push	r1
    30ac:	0f 92       	push	r0
    30ae:	0f b6       	in	r0, 0x3f	; 63
    30b0:	0f 92       	push	r0
    30b2:	11 24       	eor	r1, r1
    30b4:	2f 93       	push	r18
    30b6:	3f 93       	push	r19
    30b8:	4f 93       	push	r20
    30ba:	5f 93       	push	r21
    30bc:	6f 93       	push	r22
    30be:	7f 93       	push	r23
    30c0:	8f 93       	push	r24
    30c2:	9f 93       	push	r25
    30c4:	af 93       	push	r26
    30c6:	bf 93       	push	r27
    30c8:	ef 93       	push	r30
    30ca:	ff 93       	push	r31
	EventAddEvent(EVENT_CANTIMEOUT);
    30cc:	88 e0       	ldi	r24, 0x08	; 8
    30ce:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
	TCCR0A=0x00;
    30d2:	14 bc       	out	0x24, r1	; 36
	return;
}
    30d4:	ff 91       	pop	r31
    30d6:	ef 91       	pop	r30
    30d8:	bf 91       	pop	r27
    30da:	af 91       	pop	r26
    30dc:	9f 91       	pop	r25
    30de:	8f 91       	pop	r24
    30e0:	7f 91       	pop	r23
    30e2:	6f 91       	pop	r22
    30e4:	5f 91       	pop	r21
    30e6:	4f 91       	pop	r20
    30e8:	3f 91       	pop	r19
    30ea:	2f 91       	pop	r18
    30ec:	0f 90       	pop	r0
    30ee:	0f be       	out	0x3f, r0	; 63
    30f0:	0f 90       	pop	r0
    30f2:	1f 90       	pop	r1
    30f4:	18 95       	reti

000030f6 <__vector_12>:


ISR(TIMER1_COMPA_vect){
    30f6:	1f 92       	push	r1
    30f8:	0f 92       	push	r0
    30fa:	0f b6       	in	r0, 0x3f	; 63
    30fc:	0f 92       	push	r0
    30fe:	11 24       	eor	r1, r1
    3100:	2f 93       	push	r18
    3102:	3f 93       	push	r19
    3104:	4f 93       	push	r20
    3106:	5f 93       	push	r21
    3108:	6f 93       	push	r22
    310a:	7f 93       	push	r23
    310c:	8f 93       	push	r24
    310e:	9f 93       	push	r25
    3110:	af 93       	push	r26
    3112:	bf 93       	push	r27
    3114:	ef 93       	push	r30
    3116:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    3118:	e8 e8       	ldi	r30, 0x88	; 136
    311a:	f0 e0       	ldi	r31, 0x00	; 0
    311c:	80 81       	ld	r24, Z
    311e:	91 81       	ldd	r25, Z+1	; 0x01
    3120:	80 5d       	subi	r24, 0xD0	; 208
    3122:	9a 48       	sbci	r25, 0x8A	; 138
    3124:	91 83       	std	Z+1, r25	; 0x01
    3126:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    3128:	81 e0       	ldi	r24, 0x01	; 1
    312a:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
	return;
}
    312e:	ff 91       	pop	r31
    3130:	ef 91       	pop	r30
    3132:	bf 91       	pop	r27
    3134:	af 91       	pop	r26
    3136:	9f 91       	pop	r25
    3138:	8f 91       	pop	r24
    313a:	7f 91       	pop	r23
    313c:	6f 91       	pop	r22
    313e:	5f 91       	pop	r21
    3140:	4f 91       	pop	r20
    3142:	3f 91       	pop	r19
    3144:	2f 91       	pop	r18
    3146:	0f 90       	pop	r0
    3148:	0f be       	out	0x3f, r0	; 63
    314a:	0f 90       	pop	r0
    314c:	1f 90       	pop	r1
    314e:	18 95       	reti

00003150 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    3150:	1f 92       	push	r1
    3152:	0f 92       	push	r0
    3154:	0f b6       	in	r0, 0x3f	; 63
    3156:	0f 92       	push	r0
    3158:	11 24       	eor	r1, r1
    315a:	2f 93       	push	r18
    315c:	3f 93       	push	r19
    315e:	4f 93       	push	r20
    3160:	5f 93       	push	r21
    3162:	6f 93       	push	r22
    3164:	7f 93       	push	r23
    3166:	8f 93       	push	r24
    3168:	9f 93       	push	r25
    316a:	af 93       	push	r26
    316c:	bf 93       	push	r27
    316e:	ef 93       	push	r30
    3170:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    3172:	ea e8       	ldi	r30, 0x8A	; 138
    3174:	f0 e0       	ldi	r31, 0x00	; 0
    3176:	80 81       	ld	r24, Z
    3178:	91 81       	ldd	r25, Z+1	; 0x01
    317a:	80 5a       	subi	r24, 0xA0	; 160
    317c:	95 41       	sbci	r25, 0x15	; 21
    317e:	91 83       	std	Z+1, r25	; 0x01
    3180:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    3182:	82 e0       	ldi	r24, 0x02	; 2
    3184:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
	return;
}
    3188:	ff 91       	pop	r31
    318a:	ef 91       	pop	r30
    318c:	bf 91       	pop	r27
    318e:	af 91       	pop	r26
    3190:	9f 91       	pop	r25
    3192:	8f 91       	pop	r24
    3194:	7f 91       	pop	r23
    3196:	6f 91       	pop	r22
    3198:	5f 91       	pop	r21
    319a:	4f 91       	pop	r20
    319c:	3f 91       	pop	r19
    319e:	2f 91       	pop	r18
    31a0:	0f 90       	pop	r0
    31a2:	0f be       	out	0x3f, r0	; 63
    31a4:	0f 90       	pop	r0
    31a6:	1f 90       	pop	r1
    31a8:	18 95       	reti

000031aa <__vector_14>:

ISR(TIMER1_COMPC_vect){
    31aa:	1f 92       	push	r1
    31ac:	0f 92       	push	r0
    31ae:	0f b6       	in	r0, 0x3f	; 63
    31b0:	0f 92       	push	r0
    31b2:	11 24       	eor	r1, r1
    31b4:	2f 93       	push	r18
    31b6:	3f 93       	push	r19
    31b8:	4f 93       	push	r20
    31ba:	5f 93       	push	r21
    31bc:	6f 93       	push	r22
    31be:	7f 93       	push	r23
    31c0:	8f 93       	push	r24
    31c2:	9f 93       	push	r25
    31c4:	af 93       	push	r26
    31c6:	bf 93       	push	r27
    31c8:	ef 93       	push	r30
    31ca:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    31cc:	ec e8       	ldi	r30, 0x8C	; 140
    31ce:	f0 e0       	ldi	r31, 0x00	; 0
    31d0:	80 81       	ld	r24, Z
    31d2:	91 81       	ldd	r25, Z+1	; 0x01
    31d4:	88 56       	subi	r24, 0x68	; 104
    31d6:	95 4c       	sbci	r25, 0xC5	; 197
    31d8:	91 83       	std	Z+1, r25	; 0x01
    31da:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    31dc:	83 e0       	ldi	r24, 0x03	; 3
    31de:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
	return;
}
    31e2:	ff 91       	pop	r31
    31e4:	ef 91       	pop	r30
    31e6:	bf 91       	pop	r27
    31e8:	af 91       	pop	r26
    31ea:	9f 91       	pop	r25
    31ec:	8f 91       	pop	r24
    31ee:	7f 91       	pop	r23
    31f0:	6f 91       	pop	r22
    31f2:	5f 91       	pop	r21
    31f4:	4f 91       	pop	r20
    31f6:	3f 91       	pop	r19
    31f8:	2f 91       	pop	r18
    31fa:	0f 90       	pop	r0
    31fc:	0f be       	out	0x3f, r0	; 63
    31fe:	0f 90       	pop	r0
    3200:	1f 90       	pop	r1
    3202:	18 95       	reti

00003204 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    3204:	1f 92       	push	r1
    3206:	0f 92       	push	r0
    3208:	0f b6       	in	r0, 0x3f	; 63
    320a:	0f 92       	push	r0
    320c:	11 24       	eor	r1, r1
    320e:	2f 93       	push	r18
    3210:	3f 93       	push	r19
    3212:	4f 93       	push	r20
    3214:	5f 93       	push	r21
    3216:	6f 93       	push	r22
    3218:	7f 93       	push	r23
    321a:	8f 93       	push	r24
    321c:	9f 93       	push	r25
    321e:	af 93       	push	r26
    3220:	bf 93       	push	r27
    3222:	ef 93       	push	r30
    3224:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    3226:	e8 e9       	ldi	r30, 0x98	; 152
    3228:	f0 e0       	ldi	r31, 0x00	; 0
    322a:	80 81       	ld	r24, Z
    322c:	91 81       	ldd	r25, Z+1	; 0x01
    322e:	80 59       	subi	r24, 0x90	; 144
    3230:	96 4b       	sbci	r25, 0xB6	; 182
    3232:	91 83       	std	Z+1, r25	; 0x01
    3234:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    3236:	84 e0       	ldi	r24, 0x04	; 4
    3238:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
	return;
}
    323c:	ff 91       	pop	r31
    323e:	ef 91       	pop	r30
    3240:	bf 91       	pop	r27
    3242:	af 91       	pop	r26
    3244:	9f 91       	pop	r25
    3246:	8f 91       	pop	r24
    3248:	7f 91       	pop	r23
    324a:	6f 91       	pop	r22
    324c:	5f 91       	pop	r21
    324e:	4f 91       	pop	r20
    3250:	3f 91       	pop	r19
    3252:	2f 91       	pop	r18
    3254:	0f 90       	pop	r0
    3256:	0f be       	out	0x3f, r0	; 63
    3258:	0f 90       	pop	r0
    325a:	1f 90       	pop	r1
    325c:	18 95       	reti

0000325e <__vector_29>:

ISR(TIMER3_COMPB_vect){
    325e:	1f 92       	push	r1
    3260:	0f 92       	push	r0
    3262:	0f b6       	in	r0, 0x3f	; 63
    3264:	0f 92       	push	r0
    3266:	11 24       	eor	r1, r1
    3268:	2f 93       	push	r18
    326a:	3f 93       	push	r19
    326c:	4f 93       	push	r20
    326e:	5f 93       	push	r21
    3270:	6f 93       	push	r22
    3272:	7f 93       	push	r23
    3274:	8f 93       	push	r24
    3276:	9f 93       	push	r25
    3278:	af 93       	push	r26
    327a:	bf 93       	push	r27
    327c:	ef 93       	push	r30
    327e:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    3280:	ea e9       	ldi	r30, 0x9A	; 154
    3282:	f0 e0       	ldi	r31, 0x00	; 0
    3284:	80 81       	ld	r24, Z
    3286:	91 81       	ldd	r25, Z+1	; 0x01
    3288:	80 52       	subi	r24, 0x20	; 32
    328a:	9d 46       	sbci	r25, 0x6D	; 109
    328c:	91 83       	std	Z+1, r25	; 0x01
    328e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    3290:	85 e0       	ldi	r24, 0x05	; 5
    3292:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
	return;
}
    3296:	ff 91       	pop	r31
    3298:	ef 91       	pop	r30
    329a:	bf 91       	pop	r27
    329c:	af 91       	pop	r26
    329e:	9f 91       	pop	r25
    32a0:	8f 91       	pop	r24
    32a2:	7f 91       	pop	r23
    32a4:	6f 91       	pop	r22
    32a6:	5f 91       	pop	r21
    32a8:	4f 91       	pop	r20
    32aa:	3f 91       	pop	r19
    32ac:	2f 91       	pop	r18
    32ae:	0f 90       	pop	r0
    32b0:	0f be       	out	0x3f, r0	; 63
    32b2:	0f 90       	pop	r0
    32b4:	1f 90       	pop	r1
    32b6:	18 95       	reti

000032b8 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    32b8:	1f 92       	push	r1
    32ba:	0f 92       	push	r0
    32bc:	0f b6       	in	r0, 0x3f	; 63
    32be:	0f 92       	push	r0
    32c0:	11 24       	eor	r1, r1
    32c2:	2f 93       	push	r18
    32c4:	3f 93       	push	r19
    32c6:	4f 93       	push	r20
    32c8:	5f 93       	push	r21
    32ca:	6f 93       	push	r22
    32cc:	7f 93       	push	r23
    32ce:	8f 93       	push	r24
    32d0:	9f 93       	push	r25
    32d2:	af 93       	push	r26
    32d4:	bf 93       	push	r27
    32d6:	ef 93       	push	r30
    32d8:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    32da:	ec e9       	ldi	r30, 0x9C	; 156
    32dc:	f0 e0       	ldi	r31, 0x00	; 0
    32de:	80 81       	ld	r24, Z
    32e0:	91 81       	ldd	r25, Z+1	; 0x01
    32e2:	80 59       	subi	r24, 0x90	; 144
    32e4:	9c 4e       	sbci	r25, 0xEC	; 236
    32e6:	91 83       	std	Z+1, r25	; 0x01
    32e8:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    32ea:	86 e0       	ldi	r24, 0x06	; 6
    32ec:	0e 94 a3 14 	call	0x2946	; 0x2946 <EventAddEvent>
	return;
}
    32f0:	ff 91       	pop	r31
    32f2:	ef 91       	pop	r30
    32f4:	bf 91       	pop	r27
    32f6:	af 91       	pop	r26
    32f8:	9f 91       	pop	r25
    32fa:	8f 91       	pop	r24
    32fc:	7f 91       	pop	r23
    32fe:	6f 91       	pop	r22
    3300:	5f 91       	pop	r21
    3302:	4f 91       	pop	r20
    3304:	3f 91       	pop	r19
    3306:	2f 91       	pop	r18
    3308:	0f 90       	pop	r0
    330a:	0f be       	out	0x3f, r0	; 63
    330c:	0f 90       	pop	r0
    330e:	1f 90       	pop	r1
    3310:	18 95       	reti

00003312 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    3312:	1f 92       	push	r1
    3314:	0f 92       	push	r0
    3316:	0f b6       	in	r0, 0x3f	; 63
    3318:	0f 92       	push	r0
    331a:	11 24       	eor	r1, r1
    331c:	0f 90       	pop	r0
    331e:	0f be       	out	0x3f, r0	; 63
    3320:	0f 90       	pop	r0
    3322:	1f 90       	pop	r1
    3324:	18 95       	reti

00003326 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    3326:	1f 92       	push	r1
    3328:	0f 92       	push	r0
    332a:	0f b6       	in	r0, 0x3f	; 63
    332c:	0f 92       	push	r0
    332e:	11 24       	eor	r1, r1
    3330:	0f 90       	pop	r0
    3332:	0f be       	out	0x3f, r0	; 63
    3334:	0f 90       	pop	r0
    3336:	1f 90       	pop	r1
    3338:	18 95       	reti

0000333a <Timer0_init>:
/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

void Timer0_init(U8 prescaler){
	Timer0_Prescaler=prescaler;
    333a:	80 93 3b 07 	sts	0x073B, r24
	TCCR0A=0x00;
    333e:	14 bc       	out	0x24, r1	; 36
	TIMSK0=0x01;
    3340:	81 e0       	ldi	r24, 0x01	; 1
    3342:	80 93 6e 00 	sts	0x006E, r24
}
    3346:	08 95       	ret

00003348 <Timer0_Start>:

void Timer0_Start(){
	TCNT0=0x00;
    3348:	16 bc       	out	0x26, r1	; 38
	TCCR0A=Timer0_Prescaler;
    334a:	80 91 3b 07 	lds	r24, 0x073B
    334e:	84 bd       	out	0x24, r24	; 36
}
    3350:	08 95       	ret

00003352 <Timer0_Stop>:

void Timer0_Stop(){
	TCCR0A=0x00;
    3352:	14 bc       	out	0x24, r1	; 36
}
    3354:	08 95       	ret

00003356 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    3356:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    335a:	60 93 6f 00 	sts	0x006F, r22
}
    335e:	08 95       	ret

00003360 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    3360:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    3364:	60 93 71 00 	sts	0x0071, r22
}
    3368:	08 95       	ret

0000336a <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    336a:	80 91 84 00 	lds	r24, 0x0084
    336e:	90 91 85 00 	lds	r25, 0x0085
    3372:	80 5d       	subi	r24, 0xD0	; 208
    3374:	9a 48       	sbci	r25, 0x8A	; 138
    3376:	90 93 89 00 	sts	0x0089, r25
    337a:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    337e:	ef e6       	ldi	r30, 0x6F	; 111
    3380:	f0 e0       	ldi	r31, 0x00	; 0
    3382:	80 81       	ld	r24, Z
    3384:	82 60       	ori	r24, 0x02	; 2
    3386:	80 83       	st	Z, r24
}
    3388:	08 95       	ret

0000338a <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    338a:	80 91 84 00 	lds	r24, 0x0084
    338e:	90 91 85 00 	lds	r25, 0x0085
    3392:	80 5a       	subi	r24, 0xA0	; 160
    3394:	95 41       	sbci	r25, 0x15	; 21
    3396:	90 93 8b 00 	sts	0x008B, r25
    339a:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    339e:	ef e6       	ldi	r30, 0x6F	; 111
    33a0:	f0 e0       	ldi	r31, 0x00	; 0
    33a2:	80 81       	ld	r24, Z
    33a4:	84 60       	ori	r24, 0x04	; 4
    33a6:	80 83       	st	Z, r24
}
    33a8:	08 95       	ret

000033aa <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    33aa:	80 91 84 00 	lds	r24, 0x0084
    33ae:	90 91 85 00 	lds	r25, 0x0085
    33b2:	88 56       	subi	r24, 0x68	; 104
    33b4:	95 4c       	sbci	r25, 0xC5	; 197
    33b6:	90 93 8d 00 	sts	0x008D, r25
    33ba:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    33be:	ef e6       	ldi	r30, 0x6F	; 111
    33c0:	f0 e0       	ldi	r31, 0x00	; 0
    33c2:	80 81       	ld	r24, Z
    33c4:	88 60       	ori	r24, 0x08	; 8
    33c6:	80 83       	st	Z, r24
}
    33c8:	08 95       	ret

000033ca <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    33ca:	80 91 94 00 	lds	r24, 0x0094
    33ce:	90 91 95 00 	lds	r25, 0x0095
    33d2:	80 59       	subi	r24, 0x90	; 144
    33d4:	96 4b       	sbci	r25, 0xB6	; 182
    33d6:	90 93 99 00 	sts	0x0099, r25
    33da:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    33de:	e1 e7       	ldi	r30, 0x71	; 113
    33e0:	f0 e0       	ldi	r31, 0x00	; 0
    33e2:	80 81       	ld	r24, Z
    33e4:	82 60       	ori	r24, 0x02	; 2
    33e6:	80 83       	st	Z, r24
}
    33e8:	08 95       	ret

000033ea <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    33ea:	80 91 94 00 	lds	r24, 0x0094
    33ee:	90 91 95 00 	lds	r25, 0x0095
    33f2:	80 52       	subi	r24, 0x20	; 32
    33f4:	9d 46       	sbci	r25, 0x6D	; 109
    33f6:	90 93 9b 00 	sts	0x009B, r25
    33fa:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    33fe:	e1 e7       	ldi	r30, 0x71	; 113
    3400:	f0 e0       	ldi	r31, 0x00	; 0
    3402:	80 81       	ld	r24, Z
    3404:	84 60       	ori	r24, 0x04	; 4
    3406:	80 83       	st	Z, r24
}
    3408:	08 95       	ret

0000340a <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    340a:	80 91 94 00 	lds	r24, 0x0094
    340e:	90 91 95 00 	lds	r25, 0x0095
    3412:	80 59       	subi	r24, 0x90	; 144
    3414:	9c 4e       	sbci	r25, 0xEC	; 236
    3416:	90 93 9d 00 	sts	0x009D, r25
    341a:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    341e:	e1 e7       	ldi	r30, 0x71	; 113
    3420:	f0 e0       	ldi	r31, 0x00	; 0
    3422:	80 81       	ld	r24, Z
    3424:	88 60       	ori	r24, 0x08	; 8
    3426:	80 83       	st	Z, r24
}
    3428:	08 95       	ret

0000342a <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    342a:	2b e0       	ldi	r18, 0x0B	; 11
    342c:	88 e1       	ldi	r24, 0x18	; 24
    342e:	90 e0       	ldi	r25, 0x00	; 0
    3430:	0f b6       	in	r0, 0x3f	; 63
    3432:	f8 94       	cli
    3434:	a8 95       	wdr
    3436:	80 93 60 00 	sts	0x0060, r24
    343a:	0f be       	out	0x3f, r0	; 63
    343c:	20 93 60 00 	sts	0x0060, r18
}
    3440:	08 95       	ret

00003442 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    3442:	04 b6       	in	r0, 0x34	; 52
    3444:	03 fe       	sbrs	r0, 3
    3446:	06 c0       	rjmp	.+12     	; 0x3454 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    3448:	84 b7       	in	r24, 0x34	; 52
    344a:	87 7f       	andi	r24, 0xF7	; 247
    344c:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    344e:	80 e2       	ldi	r24, 0x20	; 32
    3450:	0e 94 90 14 	call	0x2920	; 0x2920 <AddError>
	}
}
    3454:	08 95       	ret

00003456 <__udivmodqi4>:
    3456:	99 1b       	sub	r25, r25
    3458:	79 e0       	ldi	r23, 0x09	; 9
    345a:	04 c0       	rjmp	.+8      	; 0x3464 <__udivmodqi4_ep>

0000345c <__udivmodqi4_loop>:
    345c:	99 1f       	adc	r25, r25
    345e:	96 17       	cp	r25, r22
    3460:	08 f0       	brcs	.+2      	; 0x3464 <__udivmodqi4_ep>
    3462:	96 1b       	sub	r25, r22

00003464 <__udivmodqi4_ep>:
    3464:	88 1f       	adc	r24, r24
    3466:	7a 95       	dec	r23
    3468:	c9 f7       	brne	.-14     	; 0x345c <__udivmodqi4_loop>
    346a:	80 95       	com	r24
    346c:	08 95       	ret

0000346e <__divmodhi4>:
    346e:	97 fb       	bst	r25, 7
    3470:	09 2e       	mov	r0, r25
    3472:	07 26       	eor	r0, r23
    3474:	0a d0       	rcall	.+20     	; 0x348a <__divmodhi4_neg1>
    3476:	77 fd       	sbrc	r23, 7
    3478:	04 d0       	rcall	.+8      	; 0x3482 <__divmodhi4_neg2>
    347a:	0c d0       	rcall	.+24     	; 0x3494 <__udivmodhi4>
    347c:	06 d0       	rcall	.+12     	; 0x348a <__divmodhi4_neg1>
    347e:	00 20       	and	r0, r0
    3480:	1a f4       	brpl	.+6      	; 0x3488 <__divmodhi4_exit>

00003482 <__divmodhi4_neg2>:
    3482:	70 95       	com	r23
    3484:	61 95       	neg	r22
    3486:	7f 4f       	sbci	r23, 0xFF	; 255

00003488 <__divmodhi4_exit>:
    3488:	08 95       	ret

0000348a <__divmodhi4_neg1>:
    348a:	f6 f7       	brtc	.-4      	; 0x3488 <__divmodhi4_exit>
    348c:	90 95       	com	r25
    348e:	81 95       	neg	r24
    3490:	9f 4f       	sbci	r25, 0xFF	; 255
    3492:	08 95       	ret

00003494 <__udivmodhi4>:
    3494:	aa 1b       	sub	r26, r26
    3496:	bb 1b       	sub	r27, r27
    3498:	51 e1       	ldi	r21, 0x11	; 17
    349a:	07 c0       	rjmp	.+14     	; 0x34aa <__udivmodhi4_ep>

0000349c <__udivmodhi4_loop>:
    349c:	aa 1f       	adc	r26, r26
    349e:	bb 1f       	adc	r27, r27
    34a0:	a6 17       	cp	r26, r22
    34a2:	b7 07       	cpc	r27, r23
    34a4:	10 f0       	brcs	.+4      	; 0x34aa <__udivmodhi4_ep>
    34a6:	a6 1b       	sub	r26, r22
    34a8:	b7 0b       	sbc	r27, r23

000034aa <__udivmodhi4_ep>:
    34aa:	88 1f       	adc	r24, r24
    34ac:	99 1f       	adc	r25, r25
    34ae:	5a 95       	dec	r21
    34b0:	a9 f7       	brne	.-22     	; 0x349c <__udivmodhi4_loop>
    34b2:	80 95       	com	r24
    34b4:	90 95       	com	r25
    34b6:	bc 01       	movw	r22, r24
    34b8:	cd 01       	movw	r24, r26
    34ba:	08 95       	ret

000034bc <_exit>:
    34bc:	f8 94       	cli

000034be <__stop_program>:
    34be:	ff cf       	rjmp	.-2      	; 0x34be <__stop_program>
