$date
	Fri Oct 30 19:56:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 ' Kn $end
$var wire 1 ( Qn $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$var wire 1 ! Q $end
$scope module U6 $end
$var wire 1 + D $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
1)
1(
x'
1&
1%
1$
x#
x"
0!
$end
#1
0$
#2
1$
#3
0$
0+
1'
1*
0#
0"
0&
#4
1$
#5
0$
0'
1#
#6
1$
#7
0$
1+
1'
0*
0#
1"
#8
1*
0)
0(
1!
1$
#9
0$
0+
1)
0'
1#
#10
1+
0*
1(
0!
1$
#11
0$
#12
0+
1*
0(
1!
1$
#13
1+
0*
1(
0!
0$
1&
#14
1$
#15
0$
1'
0#
0&
#16
1*
0)
0(
1!
1$
#17
0$
0%
#18
1$
#19
0$
#20
1$
#21
0$
