# Tiny Tapeout project information
project:
  title:        "Wallace Tree Multiplier"      # Project title
  author:       "Team 8"               # Your name
  discord:      ""                             # Optional Discord username
  description:  "4x4 Wallace Tree Multiplier using Half and Full Adders" # Clearer project description
  language:     "Verilog"                      # Verilog as the design language
  clock_hz:     0                              # Set to 0 since no clock is required

  # Define the size of your project
  tiles: "1x1"  # Keep it "1x1" unless you need more space

  # Ensure this matches the top module in `project.v`
  top_module: "tt_um_template"

  # List all source files
  source_files:
    - "project.v"

pinout:
  # Inputs (4-bit A + 4-bit B)
  ui[0]: "A0"  # LSB of A
  ui[1]: "A1"
  ui[2]: "A2"
  ui[3]: "A3"  # MSB of A
  ui[4]: "B0"  # LSB of B
  ui[5]: "B1"
  ui[6]: "B2"
  ui[7]: "B3"  # MSB of B

  # Outputs (8-bit Product)
  uo[0]: "Product0"
  uo[1]: "Product1"
  uo[2]: "Product2"
  uo[3]: "Product3"
  uo[4]: "Product4"
  uo[5]: "Product5"
  uo[6]: "Product6"
  uo[7]: "Product7"

  # Unused Bidirectional Pins (Leave Blank)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
