git clone --depth 1 --no-tags https://github.com/RyanMPrice/BlueEnigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501415069
git clone --depth 1 --no-tags https://github.com/KashyapKurella3000/3-STAGE-PIPELINED-16-BIT-FIXED-POINT-MAC-FOR-AI-ENGINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502190751
git clone --depth 1 --no-tags https://github.com/FrankZacha/caravel_test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501187363
git clone --depth 1 --no-tags https://github.com/vidyuthshashidhar/8-BIT-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502504428
git clone --depth 1 --no-tags https://github.com/vidyuthshashidhar/traffic-light-controller-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502507116
git clone --depth 1 --no-tags https://github.com/tonymichaelhead/go-board-video-games.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503182333
git clone --depth 1 --no-tags https://github.com/DanielLoeffeler/Simple-32-bit-ARM-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503192798
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/3to8_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503596769
git clone --depth 1 --no-tags https://github.com/caitlinlopez/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496747708
git clone --depth 1 --no-tags https://github.com/amichai-bd/vga_fpga_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496325532
git clone --depth 1 --no-tags https://github.com/Sarmad-Salman/Verilog-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496199878
git clone --depth 1 --no-tags https://github.com/AkshitGureja/Processor-Y86-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497530416
git clone --depth 1 --no-tags https://github.com/AkhilB4/Router1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497085599
git clone --depth 1 --no-tags https://github.com/shr-gup/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497769042
git clone --depth 1 --no-tags https://github.com/yoyoman12379/Traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497821512
git clone --depth 1 --no-tags https://github.com/TomGlint/myProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498018740
git clone --depth 1 --no-tags https://github.com/mayammakram/Verilog_Based_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498044768
git clone --depth 1 --no-tags https://github.com/miguelribeirokk/Finite_State_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501890273
git clone --depth 1 --no-tags https://github.com/ConstantPark/mpw_risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501897259
git clone --depth 1 --no-tags https://github.com/rd2606/ROUTER-1X3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502222632
git clone --depth 1 --no-tags https://github.com/FaizanRawther/4-bit-ripple-carry-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502884614
git clone --depth 1 --no-tags https://github.com/r3tr0devilz/16bitALUverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502414577
git clone --depth 1 --no-tags https://github.com/Harsh-Murdeshwar/assgn-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502427278
git clone --depth 1 --no-tags https://github.com/LotteLinkArchive/cuddle-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503772164
git clone --depth 1 --no-tags https://github.com/3ab3at/Two-Brackets-Circulating-Pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494772180
git clone --depth 1 --no-tags https://github.com/knack233/convolution_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498698013
git clone --depth 1 --no-tags https://github.com/khalfella/fpga-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498102279
git clone --depth 1 --no-tags https://github.com/AndreiSPreda/LFSR-Counter-with-Loadable-Input.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499292098
git clone --depth 1 --no-tags https://github.com/AndreiSPreda/Shift-and-Add-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499294169
git clone --depth 1 --no-tags https://github.com/kamarya/yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500001079
git clone --depth 1 --no-tags https://github.com/vansha445/Implementation-Of-UART-Using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500015618
git clone --depth 1 --no-tags https://github.com/Dev-Goel/CSL2070-DD-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499893005
git clone --depth 1 --no-tags https://github.com/yuxiaojia/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498514691
git clone --depth 1 --no-tags https://github.com/bguan2022/Axi4Lite_Audio_Equalizer_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498901460
git clone --depth 1 --no-tags https://github.com/Lucian07N/lcdDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499595585
git clone --depth 1 --no-tags https://github.com/Lucian07N/bus-referee-with-protocol-req-ack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499593718
git clone --depth 1 --no-tags https://github.com/SCFMVP/axitest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498288773
git clone --depth 1 --no-tags https://github.com/Shris7/FPGA-Fabric-design-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498567240
git clone --depth 1 --no-tags https://github.com/linhengpei/IC_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499429777
git clone --depth 1 --no-tags https://github.com/AhmedMaher309/AES-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494560276
git clone --depth 1 --no-tags https://github.com/devinASinCS/111_computerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501505766
git clone --depth 1 --no-tags https://github.com/someone755/ddr3-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512067848
git clone --depth 1 --no-tags https://github.com/zephray/RISu064.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507139099
git clone --depth 1 --no-tags https://github.com/xiaowuzxc/SparrowRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507312280
git clone --depth 1 --no-tags https://github.com/fluctlight001/nscscc2022_single_tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511559549
git clone --depth 1 --no-tags https://github.com/TCL606/MipsPipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511535464
git clone --depth 1 --no-tags https://github.com/RClabiisc/I2SRV32-S-v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507479444
git clone --depth 1 --no-tags https://github.com/emu-russia/mappers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506708943
git clone --depth 1 --no-tags https://github.com/lorentsinani/16bitCPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508266496
git clone --depth 1 --no-tags https://github.com/MirageTurtle/USTC_CS_Resources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509283833
git clone --depth 1 --no-tags https://github.com/Feanor1021/PMODE_Step_VerilogHDL_Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507682472
git clone --depth 1 --no-tags https://github.com/alynna/mega65-mister.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510144659
git clone --depth 1 --no-tags https://github.com/Geetima2021/TCL-programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510957183
git clone --depth 1 --no-tags https://github.com/npz7yyk/clap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510309336
git clone --depth 1 --no-tags https://github.com/YANthinkn/SHU-Computer-Hardware-Major-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512187034
git clone --depth 1 --no-tags https://github.com/SlithyMatt/rocket88.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508949345
git clone --depth 1 --no-tags https://github.com/wyvernSemi/eccExamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512358321
git clone --depth 1 --no-tags https://github.com/EricJin2002/UCAS-COD-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511127056
git clone --depth 1 --no-tags https://github.com/Guahao31/for_Computer_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512115533
git clone --depth 1 --no-tags https://github.com/TsingYiPainter/Sustech_CS202_Computer-Organization_22S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506532148
git clone --depth 1 --no-tags https://github.com/kuzmenciy/FPGA_VLC_reciever.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507565033
git clone --depth 1 --no-tags https://github.com/amsacks/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508484264
git clone --depth 1 --no-tags https://github.com/191220029/NJU-DCE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507215528
git clone --depth 1 --no-tags https://github.com/A0620-00/Conv2D-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509706519
git clone --depth 1 --no-tags https://github.com/sylefeb/mch2022-silice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507055729
git clone --depth 1 --no-tags https://github.com/Dianchun/SoC-with-FBP-algorithm-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510600958
git clone --depth 1 --no-tags https://github.com/inannan423/Quartus_FPGA_8bit_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510938582
git clone --depth 1 --no-tags https://github.com/Didula98/Building-a-Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511817619
git clone --depth 1 --no-tags https://github.com/onlyforqiong/mips_cpu_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508579449
git clone --depth 1 --no-tags https://github.com/spockman66/SIFT-Hardware-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507203156
git clone --depth 1 --no-tags https://github.com/piotro888/ppcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511163095
git clone --depth 1 --no-tags https://github.com/Visheshanagu2894/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509366849
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/SecureBOOM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508612379
git clone --depth 1 --no-tags https://github.com/sgauthamr2001/Conv2D_CFU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510755552
git clone --depth 1 --no-tags https://github.com/SriVarun126/HDL-Bits_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510815049
git clone --depth 1 --no-tags https://github.com/michg/cproc_riscv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511254154
git clone --depth 1 --no-tags https://github.com/shili2017/CONNECT-AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508851833
git clone --depth 1 --no-tags https://github.com/Udit86/Image-Encryption-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508353128
git clone --depth 1 --no-tags https://github.com/zsgvivo/smart-car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507769648
git clone --depth 1 --no-tags https://github.com/kimweng01/RV32I_KIMWENG_sopc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509439860
git clone --depth 1 --no-tags https://github.com/coleblackman/FPGA-Placement-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508808850
git clone --depth 1 --no-tags https://github.com/damonti/Characterization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511294173
git clone --depth 1 --no-tags https://github.com/CaptainCCCP/Lab-of-ComputerOrganization-Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506838329
git clone --depth 1 --no-tags https://github.com/Satogun/cpu_design_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509467000
git clone --depth 1 --no-tags https://github.com/zjjzby/GEMM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511656654
git clone --depth 1 --no-tags https://github.com/namu00/VerilogHDL-TB_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508935723
git clone --depth 1 --no-tags https://github.com/Jon3Y/IP_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510285526
git clone --depth 1 --no-tags https://github.com/OpenPOWERFoundation/toy-sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509490900
git clone --depth 1 --no-tags https://github.com/yunkai1841/HC-SR04-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511828706
git clone --depth 1 --no-tags https://github.com/aharongilo/Anubis-Crypto-algorithm-implementation-on-Xilinx-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508675072
git clone --depth 1 --no-tags https://github.com/maheshbhatk/APB_Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509639012
git clone --depth 1 --no-tags https://github.com/Rodrigodd/CPU-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507631214
git clone --depth 1 --no-tags https://github.com/pyong-1459/JPEG-DCT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508935683
git clone --depth 1 --no-tags https://github.com/uclcrypto/aead_modes_leveled_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512224780
git clone --depth 1 --no-tags https://github.com/feifan1996/RiscSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512563629
git clone --depth 1 --no-tags https://github.com/ysyx-ta/ysyx-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512484428
