

================================================================
== Vitis HLS Report for 'sigmoid_top'
================================================================
* Date:           Tue Dec  7 16:31:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       16_8_200m (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.553 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17|  85.000 ns|  85.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    4|       -|       -|    -|
|Expression       |        -|    -|       0|    1374|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    2|     215|       1|    -|
|Memory           |        0|    -|      15|       4|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|    1147|     320|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    6|    1377|    1699|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+-----+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+-----+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|    0|   0|    0|
    |mul_17s_32ns_43_5_1_U2          |mul_17s_32ns_43_5_1          |        0|   2|  215|   1|    0|
    +--------------------------------+-----------------------------+---------+----+-----+----+-----+
    |Total                           |                             |        0|   2|  215|   1|    0|
    +--------------------------------+-----------------------------+---------+----+-----+----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_15ns_15ns_30_4_1_U5  |mul_mul_15ns_15ns_30_4_1  |    i0 * i1|
    |mul_mul_16ns_13ns_29_4_1_U3  |mul_mul_16ns_13ns_29_4_1  |    i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U6  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    |mul_mul_8ns_12ns_20_4_1_U4   |mul_mul_8ns_12ns_20_4_1   |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |ROM_EXP_V_U  |ROM_EXP_V  |        0|  15|   4|    0|    16|   15|     1|          240|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  15|   4|    0|    16|   15|     1|          240|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln712_fu_605_p2        |         +|   0|  0|   23|          16|          14|
    |add_ln952_fu_240_p2        |         +|   0|  0|   23|          16|           7|
    |add_ln961_fu_381_p2        |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_488_p2        |         +|   0|  0|   11|          11|          11|
    |lsb_index_fu_286_p2        |         +|   0|  0|   39|          32|           7|
    |m_1_fu_428_p2              |         +|   0|  0|   71|          64|          64|
    |ret_V_1_fu_750_p2          |         +|   0|  0|   24|          17|          15|
    |x0_V_1_fu_599_p2           |         +|   0|  0|   23|          16|          14|
    |x0_V_fu_578_p2             |         +|   0|  0|   22|          15|          14|
    |ret_V_2_fu_775_p2          |         -|   0|  0|   50|          43|          43|
    |ret_V_fu_686_p2            |         -|   0|  0|   23|          16|          15|
    |sub_ln947_fu_226_p2        |         -|   0|  0|   39|           5|          32|
    |sub_ln950_fu_307_p2        |         -|   0|  0|   13|           3|           5|
    |sub_ln962_fu_386_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln968_fu_483_p2        |         -|   0|  0|   11|           3|          11|
    |and_ln1549_1_fu_657_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1549_fu_652_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1560_fu_550_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln949_fu_347_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_358_p2        |       and|   0|  0|   16|          16|          16|
    |p_Result_2_fu_322_p2       |       and|   0|  0|   16|          16|          16|
    |tobool29_i_i659_fu_391_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1549_1_fu_260_p2    |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1549_fu_468_p2      |      icmp|   0|  0|   13|          16|          15|
    |icmp_ln1560_1_fu_462_p2    |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1560_fu_514_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln938_fu_562_p2       |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln949_fu_301_p2       |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln950_fu_327_p2       |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln961_fu_375_p2       |      icmp|   0|  0|   18|          32|           1|
    |p_Result_3_fu_363_p2       |      icmp|   0|  0|   13|          16|           1|
    |lshr_ln950_fu_316_p2       |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln961_fu_403_p2       |      lshr|   0|  0|  182|          64|          64|
    |r_fu_730_p2                |      lshr|   0|  0|  179|          63|          63|
    |a_fu_369_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln1560_1_fu_633_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1560_fu_546_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln938_fu_628_p2         |        or|   0|  0|    2|           1|           1|
    |m_fu_418_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln946_fu_476_p3     |    select|   0|  0|   10|           1|          10|
    |x0_V_3_fu_638_p3           |    select|   0|  0|   16|           1|          16|
    |x0_V_4_fu_662_p3           |    select|   0|  0|   16|           1|          16|
    |x0_V_6_fu_700_p3           |    select|   0|  0|   16|           1|          15|
    |shl_ln952_fu_353_p2        |       shl|   0|  0|   35|           1|          16|
    |shl_ln962_fu_412_p2        |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1560_fu_556_p2       |       xor|   0|  0|    2|           2|           1|
    |xor_ln938_fu_646_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_341_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1374|         734|         707|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln952_reg_844                  |  16|   0|   16|          0|
    |add_ln961_reg_874                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_854              |   1|   0|    1|          0|
    |icmp_ln1549_reg_904                |   1|   0|    1|          0|
    |icmp_ln1560_1_reg_899              |   1|   0|    1|          0|
    |icmp_ln1560_reg_915                |   1|   0|    1|          0|
    |icmp_ln1560_reg_915_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln961_reg_869                 |   1|   0|    1|          0|
    |in_read_reg_817                    |  16|   0|   16|          0|
    |m_5_reg_889                        |  63|   0|   63|          0|
    |mul_ln1246_reg_1007                |  43|   0|   43|          0|
    |n_reg_925                          |   4|   0|    4|          0|
    |p_Result_4_reg_894                 |   1|   0|    1|          0|
    |p_Result_7_reg_910                 |  64|   0|   64|          0|
    |r_V_4_reg_982                      |  30|   0|   30|          0|
    |r_V_6_reg_987                      |  32|   0|   32|          0|
    |r_V_reg_920                        |  29|   0|   29|          0|
    |ret_V_1_reg_992                    |  17|   0|   17|          0|
    |sub_ln947_reg_832                  |  32|   0|   32|          0|
    |sub_ln962_reg_879                  |  32|   0|   32|          0|
    |tmp_2_reg_859                      |   7|   0|    7|          0|
    |tmp_3_reg_864                      |   9|   0|    9|          0|
    |tobool29_i_i659_reg_884            |   1|   0|    1|          0|
    |trunc_ln1352_reg_977               |   8|   0|   14|          6|
    |trunc_ln4_reg_951                  |  10|   0|   10|          0|
    |trunc_ln946_reg_849                |  11|   0|   11|          0|
    |trunc_ln950_reg_839                |   5|   0|    5|          0|
    |x0_V_4_reg_946                     |  10|   0|   16|          6|
    |x0_V_4_reg_946_pp0_iter7_reg       |  10|   0|   16|          6|
    |xor_ln1560_reg_940                 |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_854              |  64|  32|    1|          0|
    |icmp_ln1549_reg_904                |  64|  32|    1|          0|
    |icmp_ln1560_1_reg_899              |  64|  32|    1|          0|
    |in_read_reg_817                    |  64|  32|   16|          0|
    |n_reg_925                          |  64|  32|    4|          0|
    |r_V_reg_920                        |  64|  32|   29|          0|
    |tmp_2_reg_859                      |  64|  32|    7|          0|
    |tmp_3_reg_864                      |  64|  32|    9|          0|
    |trunc_ln1352_reg_977               |  64|  32|   14|          6|
    |trunc_ln946_reg_849                |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1147| 320|  618|         24|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   sigmoid_top|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|   sigmoid_top|  return value|
|in_r       |   in|   16|     ap_none|          in_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_r" [Sigmoid.cpp:3]   --->   Operation 19 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i16 %in_read"   --->   Operation 20 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i16 @llvm.part.select.i16, i16 %in_read, i32 15, i32 0"   --->   Operation 21 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 65535, i16 %p_Result_s"   --->   Operation 22 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_6, i1 1"   --->   Operation 23 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.51ns)   --->   "%sub_ln947 = sub i32 16, i32 %l"   --->   Operation 24 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln947"   --->   Operation 25 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 26 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.34ns)   --->   "%add_ln952 = add i16 %trunc_ln947, i16 65483"   --->   Operation 27 'add' 'add_ln952' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 28 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %in_read, i32 12, i32 15"   --->   Operation 29 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.86ns)   --->   "%icmp_ln1549_1 = icmp_ne  i4 %tmp_8, i4 0"   --->   Operation 30 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %in_read, i32 9, i32 15"   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %in_read, i32 7, i32 15"   --->   Operation 32 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [4/4] (1.54ns) (root node of the DSP)   --->   "%r_V = mul i29 %zext_ln717, i29 5909"   --->   Operation 33 'mul' 'r_V' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 34 [1/1] (1.51ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 34 'add' 'lsb_index' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 35 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.28ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_5, i31 0"   --->   Operation 36 'icmp' 'icmp_ln949' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.10ns)   --->   "%sub_ln950 = sub i5 6, i5 %trunc_ln950"   --->   Operation 37 'sub' 'sub_ln950' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i5 %sub_ln950"   --->   Operation 38 'zext' 'zext_ln950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i16 65535, i16 %zext_ln950"   --->   Operation 39 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i16 %in_read, i16 %lshr_ln950"   --->   Operation 40 'and' 'p_Result_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i16 %p_Result_2, i16 0"   --->   Operation 41 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i659)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 42 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i659)   --->   "%xor_ln952 = xor i1 %tmp_6, i1 1"   --->   Operation 43 'xor' 'xor_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i659)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 44 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln952 = shl i16 1, i16 %add_ln952"   --->   Operation 45 'shl' 'shl_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln952 = and i16 %shl_ln952, i16 %in_read"   --->   Operation 46 'and' 'and_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Result_3 = icmp_ne  i16 %and_ln952, i16 0"   --->   Operation 47 'icmp' 'p_Result_3' <Predicate = true> <Delay = 2.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i659)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 48 'or' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.28ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 49 'icmp' 'icmp_ln961' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.51ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 50 'add' 'add_ln961' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.51ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 51 'sub' 'sub_ln962' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.47ns) (out node of the LUT)   --->   "%tobool29_i_i659 = and i1 %a, i1 %xor_ln952"   --->   Operation 52 'and' 'tobool29_i_i659' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [3/4] (1.54ns) (root node of the DSP)   --->   "%r_V = mul i29 %zext_ln717, i29 5909"   --->   Operation 53 'mul' 'r_V' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.36>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i16 %in_read"   --->   Operation 54 'zext' 'zext_ln960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 55 'zext' 'zext_ln961' <Predicate = (icmp_ln961)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 56 'lshr' 'lshr_ln961' <Predicate = (icmp_ln961)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 57 'zext' 'zext_ln962' <Predicate = (!icmp_ln961)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 58 'shl' 'shl_ln962' <Predicate = (!icmp_ln961)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 59 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln964 = zext i1 %tobool29_i_i659"   --->   Operation 60 'zext' 'zext_ln964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.00ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln964"   --->   Operation 61 'add' 'm_1' <Predicate = true> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63"   --->   Operation 62 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54"   --->   Operation 63 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_1, i32 1, i32 52"   --->   Operation 64 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln1560_1 = icmp_eq  i52 %trunc_ln3, i52 0"   --->   Operation 65 'icmp' 'icmp_ln1560_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/4] (1.54ns) (root node of the DSP)   --->   "%r_V = mul i29 %zext_ln717, i29 5909"   --->   Operation 66 'mul' 'r_V' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.55>
ST_4 : Operation 67 [1/1] (1.28ns)   --->   "%icmp_ln1549 = icmp_ugt  i16 %in_read, i16 20479"   --->   Operation 67 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m_5"   --->   Operation 68 'zext' 'zext_ln965' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.49ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 69 'select' 'select_ln946' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 4, i11 %trunc_ln946"   --->   Operation 70 'sub' 'sub_ln968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 71 'add' 'add_ln968' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln968"   --->   Operation 72 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 73 'partset' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.07ns)   --->   "%icmp_ln1560 = icmp_ne  i11 %add_ln968, i11 2047"   --->   Operation 74 'icmp' 'icmp_ln1560' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i29 %zext_ln717, i29 5909"   --->   Operation 75 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%n = partselect i4 @_ssdm_op_PartSelect.i4.i29.i32.i32, i29 %r_V, i32 20, i32 23"   --->   Operation 76 'partselect' 'n' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %r_V, i32 12, i32 19"   --->   Operation 77 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i8 %r_V_1"   --->   Operation 78 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [4/4] (1.54ns) (root node of the DSP)   --->   "%r_V_2 = mul i20 %zext_ln1168, i20 2839"   --->   Operation 79 'mul' 'r_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.81>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_7"   --->   Operation 80 'bitcast' 'bitcast_ln741' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 81 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [3/4] (1.54ns) (root node of the DSP)   --->   "%r_V_2 = mul i20 %zext_ln1168, i20 2839"   --->   Operation 82 'mul' 'r_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%or_ln1560 = or i1 %icmp_ln1560_1, i1 %icmp_ln1560"   --->   Operation 83 'or' 'or_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 84 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%and_ln1560 = and i1 %or_ln1560, i1 %tmp_1"   --->   Operation 85 'and' 'and_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.47ns) (out node of the LUT)   --->   "%xor_ln1560 = xor i1 %and_ln1560, i1 1"   --->   Operation 86 'xor' 'xor_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [2/4] (1.54ns) (root node of the DSP)   --->   "%r_V_2 = mul i20 %zext_ln1168, i20 2839"   --->   Operation 87 'mul' 'r_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.72>
ST_7 : Operation 88 [1/1] (1.28ns)   --->   "%icmp_ln938 = icmp_eq  i16 %in_read, i16 0"   --->   Operation 88 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln1549)> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %tmp_2, i6 0"   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i13 %shl_ln"   --->   Operation 90 'zext' 'zext_ln712' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.34ns)   --->   "%x0_V = add i15 %zext_ln712, i15 13824"   --->   Operation 91 'add' 'x0_V' <Predicate = (!icmp_ln1549)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%zext_ln6 = zext i15 %x0_V" [Sigmoid.cpp:6]   --->   Operation 92 'zext' 'zext_ln6' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln712_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp_3, i6 0"   --->   Operation 93 'bitconcatenate' 'shl_ln712_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i15 %shl_ln712_1"   --->   Operation 94 'zext' 'zext_ln712_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.34ns)   --->   "%x0_V_1 = add i16 %zext_ln712_1, i16 10240"   --->   Operation 95 'add' 'x0_V_1' <Predicate = (!icmp_ln1549)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.34ns)   --->   "%add_ln712 = add i16 %in_read, i16 8192"   --->   Operation 96 'add' 'add_ln712' <Predicate = (!icmp_ln1549)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %add_ln712, i32 6, i32 15"   --->   Operation 97 'partselect' 'tmp_4' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%x0_V_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_4, i6 0"   --->   Operation 98 'bitconcatenate' 'x0_V_2' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.47ns)   --->   "%or_ln938 = or i1 %icmp_ln1549, i1 %icmp_ln938"   --->   Operation 99 'or' 'or_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%or_ln1560_1 = or i1 %or_ln938, i1 %xor_ln1560"   --->   Operation 100 'or' 'or_ln1560_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node x0_V_4)   --->   "%x0_V_3 = select i1 %or_ln1560_1, i16 %x0_V_2, i16 %zext_ln6"   --->   Operation 101 'select' 'x0_V_3' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%xor_ln938 = xor i1 %or_ln938, i1 1"   --->   Operation 102 'xor' 'xor_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%and_ln1549 = and i1 %icmp_ln1549_1, i1 %xor_ln938"   --->   Operation 103 'and' 'and_ln1549' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln1549_1 = and i1 %and_ln1549, i1 %xor_ln1560"   --->   Operation 104 'and' 'and_ln1549_1' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.47ns) (out node of the LUT)   --->   "%x0_V_4 = select i1 %and_ln1549_1, i16 %x0_V_1, i16 %x0_V_3"   --->   Operation 105 'select' 'x0_V_4' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i20 %zext_ln1168, i20 2839"   --->   Operation 106 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %n"   --->   Operation 107 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2, i32 10, i32 19"   --->   Operation 108 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%ROM_EXP_V_addr = getelementptr i15 %ROM_EXP_V, i64 0, i64 %zext_ln573"   --->   Operation 109 'getelementptr' 'ROM_EXP_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (1.14ns)   --->   "%r_V_3 = load i4 %ROM_EXP_V_addr"   --->   Operation 110 'load' 'r_V_3' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 8 <SV = 7> <Delay = 2.88>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i10 %trunc_ln4"   --->   Operation 111 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.34ns)   --->   "%ret_V = sub i15 16384, i15 %zext_ln1246"   --->   Operation 112 'sub' 'ret_V' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/2] (1.14ns)   --->   "%r_V_3 = load i4 %ROM_EXP_V_addr"   --->   Operation 113 'load' 'r_V_3' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1168_1 = zext i15 %r_V_3"   --->   Operation 114 'zext' 'zext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i15 %ret_V"   --->   Operation 115 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [4/4] (1.54ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln1171, i30 %zext_ln1168_1"   --->   Operation 116 'mul' 'r_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.93>
ST_9 : Operation 117 [1/1] (0.39ns) (out node of the LUT)   --->   "%x0_V_6 = select i1 %icmp_ln1549, i16 16384, i16 %x0_V_4"   --->   Operation 117 'select' 'x0_V_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 118 [3/4] (1.54ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln1171, i30 %zext_ln1168_1"   --->   Operation 118 'mul' 'r_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i16 %x0_V_6"   --->   Operation 119 'zext' 'zext_ln1352' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i16 %x0_V_6"   --->   Operation 120 'trunc' 'trunc_ln1352' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [4/4] (1.54ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %zext_ln1352, i32 %zext_ln1352"   --->   Operation 121 'mul' 'r_V_6' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.54>
ST_10 : Operation 122 [2/4] (1.54ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln1171, i30 %zext_ln1168_1"   --->   Operation 122 'mul' 'r_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 123 [3/4] (1.54ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %zext_ln1352, i32 %zext_ln1352"   --->   Operation 123 'mul' 'r_V_6' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.54>
ST_11 : Operation 124 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %zext_ln1171, i30 %zext_ln1168_1"   --->   Operation 124 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 125 [2/4] (1.54ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %zext_ln1352, i32 %zext_ln1352"   --->   Operation 125 'mul' 'r_V_6' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.96>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%m_4 = partselect i4 @_ssdm_op_PartSelect.i4.i29.i32.i32, i29 %r_V, i32 24, i32 27"   --->   Operation 126 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%zext_ln1168_2 = zext i30 %r_V_4"   --->   Operation 127 'zext' 'zext_ln1168_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%zext_ln1386 = zext i4 %m_4"   --->   Operation 128 'zext' 'zext_ln1386' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%r = lshr i63 %zext_ln1168_2, i63 %zext_ln1386"   --->   Operation 129 'lshr' 'r' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%exp_negx_V = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r, i32 14, i32 29"   --->   Operation 130 'partselect' 'exp_negx_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %zext_ln1352, i32 %zext_ln1352"   --->   Operation 131 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%sext_ln1245 = sext i16 %exp_negx_V"   --->   Operation 132 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (1.96ns) (out node of the LUT)   --->   "%ret_V_1 = add i17 %sext_ln1245, i17 16384"   --->   Operation 133 'add' 'ret_V_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.82>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1246_1 = zext i32 %r_V_6"   --->   Operation 134 'zext' 'zext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i17 %ret_V_1"   --->   Operation 135 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [5/5] (2.82ns)   --->   "%mul_ln1246 = mul i43 %sext_ln1246, i43 %zext_ln1246_1"   --->   Operation 136 'mul' 'mul_ln1246' <Predicate = true> <Delay = 2.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.82>
ST_14 : Operation 137 [4/5] (2.82ns)   --->   "%mul_ln1246 = mul i43 %sext_ln1246, i43 %zext_ln1246_1"   --->   Operation 137 'mul' 'mul_ln1246' <Predicate = true> <Delay = 2.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.82>
ST_15 : Operation 138 [3/5] (2.82ns)   --->   "%mul_ln1246 = mul i43 %sext_ln1246, i43 %zext_ln1246_1"   --->   Operation 138 'mul' 'mul_ln1246' <Predicate = true> <Delay = 2.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.82>
ST_16 : Operation 139 [2/5] (2.82ns)   --->   "%mul_ln1246 = mul i43 %sext_ln1246, i43 %zext_ln1246_1"   --->   Operation 139 'mul' 'mul_ln1246' <Predicate = true> <Delay = 2.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.82>
ST_17 : Operation 140 [1/5] (2.82ns)   --->   "%mul_ln1246 = mul i43 %sext_ln1246, i43 %zext_ln1246_1"   --->   Operation 140 'mul' 'mul_ln1246' <Predicate = true> <Delay = 2.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.62>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 142 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 143 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_r"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i14.i29, i14 %trunc_ln1352, i29 0"   --->   Operation 146 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (1.62ns)   --->   "%ret_V_2 = sub i43 %lhs_V, i43 %mul_ln1246"   --->   Operation 147 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i43.i32.i32, i43 %ret_V_2, i32 35, i32 42"   --->   Operation 148 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i8 %trunc_ln5" [Sigmoid.cpp:37]   --->   Operation 149 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROM_EXP_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 0111111100000000000]
zext_ln717        (zext          ) [ 0111100000000000000]
p_Result_s        (partselect    ) [ 0000000000000000000]
p_Result_6        (bitconcatenate) [ 0000000000000000000]
l                 (cttz          ) [ 0000000000000000000]
sub_ln947         (sub           ) [ 0110000000000000000]
trunc_ln947       (trunc         ) [ 0000000000000000000]
trunc_ln950       (trunc         ) [ 0110000000000000000]
add_ln952         (add           ) [ 0110000000000000000]
trunc_ln946       (trunc         ) [ 0111100000000000000]
tmp_8             (partselect    ) [ 0000000000000000000]
icmp_ln1549_1     (icmp          ) [ 0111111100000000000]
tmp_2             (partselect    ) [ 0111111100000000000]
tmp_3             (partselect    ) [ 0111111100000000000]
lsb_index         (add           ) [ 0000000000000000000]
tmp_5             (partselect    ) [ 0000000000000000000]
icmp_ln949        (icmp          ) [ 0000000000000000000]
sub_ln950         (sub           ) [ 0000000000000000000]
zext_ln950        (zext          ) [ 0000000000000000000]
lshr_ln950        (lshr          ) [ 0000000000000000000]
p_Result_2        (and           ) [ 0000000000000000000]
icmp_ln950        (icmp          ) [ 0000000000000000000]
tmp_6             (bitselect     ) [ 0000000000000000000]
xor_ln952         (xor           ) [ 0000000000000000000]
and_ln949         (and           ) [ 0000000000000000000]
shl_ln952         (shl           ) [ 0000000000000000000]
and_ln952         (and           ) [ 0000000000000000000]
p_Result_3        (icmp          ) [ 0000000000000000000]
a                 (or            ) [ 0000000000000000000]
icmp_ln961        (icmp          ) [ 0101000000000000000]
add_ln961         (add           ) [ 0101000000000000000]
sub_ln962         (sub           ) [ 0101000000000000000]
tobool29_i_i659   (and           ) [ 0101000000000000000]
zext_ln960        (zext          ) [ 0000000000000000000]
zext_ln961        (zext          ) [ 0000000000000000000]
lshr_ln961        (lshr          ) [ 0000000000000000000]
zext_ln962        (zext          ) [ 0000000000000000000]
shl_ln962         (shl           ) [ 0000000000000000000]
m                 (select        ) [ 0000000000000000000]
zext_ln964        (zext          ) [ 0000000000000000000]
m_1               (add           ) [ 0000000000000000000]
m_5               (partselect    ) [ 0100100000000000000]
p_Result_4        (bitselect     ) [ 0100100000000000000]
trunc_ln3         (partselect    ) [ 0000000000000000000]
icmp_ln1560_1     (icmp          ) [ 0100111000000000000]
icmp_ln1549       (icmp          ) [ 0100011111000000000]
zext_ln965        (zext          ) [ 0000000000000000000]
select_ln946      (select        ) [ 0000000000000000000]
sub_ln968         (sub           ) [ 0000000000000000000]
add_ln968         (add           ) [ 0000000000000000000]
tmp               (bitconcatenate) [ 0000000000000000000]
p_Result_7        (partset       ) [ 0100010000000000000]
icmp_ln1560       (icmp          ) [ 0100011000000000000]
r_V               (mul           ) [ 0100011111111000000]
n                 (partselect    ) [ 0100011100000000000]
r_V_1             (partselect    ) [ 0000000000000000000]
zext_ln1168       (zext          ) [ 0100011100000000000]
bitcast_ln741     (bitcast       ) [ 0100001000000000000]
or_ln1560         (or            ) [ 0000000000000000000]
tmp_1             (dcmp          ) [ 0000000000000000000]
and_ln1560        (and           ) [ 0000000000000000000]
xor_ln1560        (xor           ) [ 0100000100000000000]
icmp_ln938        (icmp          ) [ 0000000000000000000]
shl_ln            (bitconcatenate) [ 0000000000000000000]
zext_ln712        (zext          ) [ 0000000000000000000]
x0_V              (add           ) [ 0000000000000000000]
zext_ln6          (zext          ) [ 0000000000000000000]
shl_ln712_1       (bitconcatenate) [ 0000000000000000000]
zext_ln712_1      (zext          ) [ 0000000000000000000]
x0_V_1            (add           ) [ 0000000000000000000]
add_ln712         (add           ) [ 0000000000000000000]
tmp_4             (partselect    ) [ 0000000000000000000]
x0_V_2            (bitconcatenate) [ 0000000000000000000]
or_ln938          (or            ) [ 0000000000000000000]
or_ln1560_1       (or            ) [ 0000000000000000000]
x0_V_3            (select        ) [ 0000000000000000000]
xor_ln938         (xor           ) [ 0000000000000000000]
and_ln1549        (and           ) [ 0000000000000000000]
and_ln1549_1      (and           ) [ 0000000000000000000]
x0_V_4            (select        ) [ 0100000011000000000]
r_V_2             (mul           ) [ 0000000000000000000]
zext_ln573        (zext          ) [ 0000000000000000000]
trunc_ln4         (partselect    ) [ 0100000010000000000]
ROM_EXP_V_addr    (getelementptr ) [ 0100000010000000000]
zext_ln1246       (zext          ) [ 0000000000000000000]
ret_V             (sub           ) [ 0000000000000000000]
r_V_3             (load          ) [ 0000000000000000000]
zext_ln1168_1     (zext          ) [ 0100000001110000000]
zext_ln1171       (zext          ) [ 0100000001110000000]
x0_V_6            (select        ) [ 0000000000000000000]
zext_ln1352       (zext          ) [ 0100000000111000000]
trunc_ln1352      (trunc         ) [ 0100000000111111111]
r_V_4             (mul           ) [ 0100000000001000000]
m_4               (partselect    ) [ 0000000000000000000]
zext_ln1168_2     (zext          ) [ 0000000000000000000]
zext_ln1386       (zext          ) [ 0000000000000000000]
r                 (lshr          ) [ 0000000000000000000]
exp_negx_V        (partselect    ) [ 0000000000000000000]
r_V_6             (mul           ) [ 0100000000000100000]
sext_ln1245       (sext          ) [ 0000000000000000000]
ret_V_1           (add           ) [ 0100000000000100000]
zext_ln1246_1     (zext          ) [ 0100000000000011110]
sext_ln1246       (sext          ) [ 0100000000000011110]
mul_ln1246        (mul           ) [ 0100000000000000001]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000]
specpipeline_ln0  (specpipeline  ) [ 0000000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000]
lhs_V             (bitconcatenate) [ 0000000000000000000]
ret_V_2           (sub           ) [ 0000000000000000000]
trunc_ln5         (partselect    ) [ 0000000000000000000]
ret_ln37          (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ROM_EXP_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROM_EXP_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i14.i29"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="in_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ROM_EXP_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ROM_EXP_V_addr/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_3/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln717_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Result_s_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_6_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="l_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sub_ln947_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln947_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln950_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln952_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln952/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln946_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_8_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="0" index="3" bw="5" slack="0"/>
<pin id="255" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln1549_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="0" index="3" bw="5" slack="0"/>
<pin id="271" dir="1" index="4" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="0" index="3" bw="5" slack="0"/>
<pin id="281" dir="1" index="4" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="lsb_index_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="31" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="0" index="3" bw="6" slack="0"/>
<pin id="296" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln949_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="0"/>
<pin id="303" dir="0" index="1" bw="31" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln950_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="1"/>
<pin id="310" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln950_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="lshr_ln950_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="1"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln950_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="xor_ln952_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln949_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="shl_ln952_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="1"/>
<pin id="356" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="and_ln952_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="1"/>
<pin id="361" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="a_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln961_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln961_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="0" index="1" bw="7" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sub_ln962_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="1"/>
<pin id="389" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tobool29_i_i659_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool29_i_i659/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln960_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="2"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln961_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="lshr_ln961_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln962_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="shl_ln962_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="m_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="64" slack="0"/>
<pin id="421" dir="0" index="2" bw="64" slack="0"/>
<pin id="422" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln964_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="m_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="m_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="63" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_Result_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="52" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln1560_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="52" slack="0"/>
<pin id="464" dir="0" index="1" bw="52" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560_1/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln1549_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="3"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln965_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="63" slack="1"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln946_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="11" slack="0"/>
<pin id="479" dir="0" index="2" bw="11" slack="0"/>
<pin id="480" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sub_ln968_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="11" slack="3"/>
<pin id="486" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln968_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="0" index="1" bw="11" slack="0"/>
<pin id="491" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="11" slack="0"/>
<pin id="498" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Result_7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="63" slack="0"/>
<pin id="505" dir="0" index="2" bw="12" slack="0"/>
<pin id="506" dir="0" index="3" bw="7" slack="0"/>
<pin id="507" dir="0" index="4" bw="7" slack="0"/>
<pin id="508" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln1560_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="0"/>
<pin id="516" dir="0" index="1" bw="11" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="n_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="29" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="0" index="3" bw="6" slack="0"/>
<pin id="525" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="n/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="r_V_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="29" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln1168_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="bitcast_ln741_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln741/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln1560_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="3"/>
<pin id="548" dir="0" index="1" bw="1" slack="2"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="and_ln1560_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1560/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="xor_ln1560_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1560/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln938_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="6"/>
<pin id="564" dir="0" index="1" bw="16" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="shl_ln_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="13" slack="0"/>
<pin id="569" dir="0" index="1" bw="7" slack="6"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln712_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="13" slack="0"/>
<pin id="576" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="x0_V_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="13" slack="0"/>
<pin id="580" dir="0" index="1" bw="15" slack="0"/>
<pin id="581" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln6_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="15" slack="0"/>
<pin id="586" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="shl_ln712_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="15" slack="0"/>
<pin id="590" dir="0" index="1" bw="9" slack="6"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln712_1/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln712_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="15" slack="0"/>
<pin id="597" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="x0_V_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="15" slack="0"/>
<pin id="601" dir="0" index="1" bw="15" slack="0"/>
<pin id="602" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V_1/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln712_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="6"/>
<pin id="607" dir="0" index="1" bw="15" slack="0"/>
<pin id="608" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="0" index="2" bw="4" slack="0"/>
<pin id="614" dir="0" index="3" bw="5" slack="0"/>
<pin id="615" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="x0_V_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="0" index="1" bw="10" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x0_V_2/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="or_ln938_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="3"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln938/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln1560_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="1"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560_1/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="x0_V_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="0"/>
<pin id="641" dir="0" index="2" bw="16" slack="0"/>
<pin id="642" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_3/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="xor_ln938_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln938/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="and_ln1549_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="6"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln1549_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="1"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549_1/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="x0_V_4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="0"/>
<pin id="665" dir="0" index="2" bw="16" slack="0"/>
<pin id="666" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_4/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln573_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="3"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="0"/>
<pin id="676" dir="0" index="1" bw="20" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="0" index="3" bw="6" slack="0"/>
<pin id="679" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln1246_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="1"/>
<pin id="685" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="ret_V_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="15" slack="0"/>
<pin id="688" dir="0" index="1" bw="10" slack="0"/>
<pin id="689" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln1168_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="15" slack="0"/>
<pin id="694" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168_1/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln1171_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="15" slack="0"/>
<pin id="698" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="x0_V_6_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="5"/>
<pin id="702" dir="0" index="1" bw="16" slack="0"/>
<pin id="703" dir="0" index="2" bw="16" slack="2"/>
<pin id="704" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_6/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln1352_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/9 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln1352_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="0"/>
<pin id="712" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="m_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="0" index="1" bw="29" slack="8"/>
<pin id="717" dir="0" index="2" bw="6" slack="0"/>
<pin id="718" dir="0" index="3" bw="6" slack="0"/>
<pin id="719" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln1168_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="30" slack="1"/>
<pin id="725" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168_2/12 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln1386_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="0"/>
<pin id="728" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1386/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="r_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="30" slack="0"/>
<pin id="732" dir="0" index="1" bw="4" slack="0"/>
<pin id="733" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="exp_negx_V_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="0"/>
<pin id="738" dir="0" index="1" bw="63" slack="0"/>
<pin id="739" dir="0" index="2" bw="5" slack="0"/>
<pin id="740" dir="0" index="3" bw="6" slack="0"/>
<pin id="741" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_negx_V/12 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sext_ln1245_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245/12 "/>
</bind>
</comp>

<comp id="750" class="1004" name="ret_V_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="0" index="1" bw="16" slack="0"/>
<pin id="753" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln1246_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246_1/13 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln1246_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="17" slack="1"/>
<pin id="761" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246/13 "/>
</bind>
</comp>

<comp id="762" class="1004" name="grp_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="17" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1246/13 "/>
</bind>
</comp>

<comp id="768" class="1004" name="lhs_V_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="43" slack="0"/>
<pin id="770" dir="0" index="1" bw="14" slack="9"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/18 "/>
</bind>
</comp>

<comp id="775" class="1004" name="ret_V_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="43" slack="0"/>
<pin id="777" dir="0" index="1" bw="43" slack="1"/>
<pin id="778" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/18 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln5_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="0" index="1" bw="43" slack="0"/>
<pin id="783" dir="0" index="2" bw="7" slack="0"/>
<pin id="784" dir="0" index="3" bw="7" slack="0"/>
<pin id="785" dir="1" index="4" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/18 "/>
</bind>
</comp>

<comp id="790" class="1007" name="grp_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="13" slack="0"/>
<pin id="793" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="798" class="1007" name="grp_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="0" index="1" bw="12" slack="0"/>
<pin id="801" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="805" class="1007" name="grp_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="15" slack="0"/>
<pin id="807" dir="0" index="1" bw="15" slack="0"/>
<pin id="808" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/8 "/>
</bind>
</comp>

<comp id="811" class="1007" name="grp_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="0"/>
<pin id="813" dir="0" index="1" bw="16" slack="0"/>
<pin id="814" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/9 "/>
</bind>
</comp>

<comp id="817" class="1005" name="in_read_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="1"/>
<pin id="819" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="827" class="1005" name="zext_ln717_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="29" slack="1"/>
<pin id="829" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln717 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sub_ln947_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="839" class="1005" name="trunc_ln950_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="1"/>
<pin id="841" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln950 "/>
</bind>
</comp>

<comp id="844" class="1005" name="add_ln952_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="1"/>
<pin id="846" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln952 "/>
</bind>
</comp>

<comp id="849" class="1005" name="trunc_ln946_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="11" slack="3"/>
<pin id="851" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln946 "/>
</bind>
</comp>

<comp id="854" class="1005" name="icmp_ln1549_1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="6"/>
<pin id="856" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1549_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="7" slack="6"/>
<pin id="861" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_3_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="9" slack="6"/>
<pin id="866" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="869" class="1005" name="icmp_ln961_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln961 "/>
</bind>
</comp>

<comp id="874" class="1005" name="add_ln961_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln961 "/>
</bind>
</comp>

<comp id="879" class="1005" name="sub_ln962_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln962 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tobool29_i_i659_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool29_i_i659 "/>
</bind>
</comp>

<comp id="889" class="1005" name="m_5_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="63" slack="1"/>
<pin id="891" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="894" class="1005" name="p_Result_4_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln1560_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="3"/>
<pin id="901" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1560_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="icmp_ln1549_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1549 "/>
</bind>
</comp>

<comp id="910" class="1005" name="p_Result_7_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="64" slack="1"/>
<pin id="912" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="915" class="1005" name="icmp_ln1560_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="2"/>
<pin id="917" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1560 "/>
</bind>
</comp>

<comp id="920" class="1005" name="r_V_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="29" slack="8"/>
<pin id="922" dir="1" index="1" bw="29" slack="8"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="925" class="1005" name="n_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="3"/>
<pin id="927" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="930" class="1005" name="zext_ln1168_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="20" slack="1"/>
<pin id="932" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1168 "/>
</bind>
</comp>

<comp id="935" class="1005" name="bitcast_ln741_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="1"/>
<pin id="937" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln741 "/>
</bind>
</comp>

<comp id="940" class="1005" name="xor_ln1560_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln1560 "/>
</bind>
</comp>

<comp id="946" class="1005" name="x0_V_4_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="2"/>
<pin id="948" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="x0_V_4 "/>
</bind>
</comp>

<comp id="951" class="1005" name="trunc_ln4_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="1"/>
<pin id="953" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="956" class="1005" name="ROM_EXP_V_addr_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="4" slack="1"/>
<pin id="958" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ROM_EXP_V_addr "/>
</bind>
</comp>

<comp id="961" class="1005" name="zext_ln1168_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="30" slack="1"/>
<pin id="963" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1168_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="zext_ln1171_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="30" slack="1"/>
<pin id="968" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171 "/>
</bind>
</comp>

<comp id="971" class="1005" name="zext_ln1352_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1352 "/>
</bind>
</comp>

<comp id="977" class="1005" name="trunc_ln1352_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="14" slack="9"/>
<pin id="979" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln1352 "/>
</bind>
</comp>

<comp id="982" class="1005" name="r_V_4_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="30" slack="1"/>
<pin id="984" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="987" class="1005" name="r_V_6_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="992" class="1005" name="ret_V_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="17" slack="1"/>
<pin id="994" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="zext_ln1246_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="43" slack="1"/>
<pin id="999" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1246_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="sext_ln1246_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="43" slack="1"/>
<pin id="1004" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1246 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="mul_ln1246_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="43" slack="1"/>
<pin id="1009" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1246 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="176"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="126" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="102" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="172" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="172" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="200" pin="4"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="210" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="218" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="226" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="232" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="218" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="172" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="264"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="172" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="8" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="172" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="286" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="291" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="286" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="18" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="301" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="327" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="347" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="286" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="10" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="369" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="341" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="416"><net_src comp="397" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="403" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="412" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="432"><net_src comp="418" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="62" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="449"><net_src comp="66" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="428" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="458"><net_src comp="68" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="428" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="44" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="70" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="466"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="72" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="74" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="481"><net_src comp="76" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="78" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="476" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="82" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="84" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="509"><net_src comp="86" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="473" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="494" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="512"><net_src comp="70" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="513"><net_src comp="64" pin="0"/><net_sink comp="502" pin=4"/></net>

<net id="518"><net_src comp="488" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="88" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="90" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="92" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="94" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="535"><net_src comp="96" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="26" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="98" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="541"><net_src comp="529" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="542" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="191" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="18" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="52" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="104" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="106" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="108" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="110" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="106" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="588" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="112" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="114" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="116" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="118" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="8" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="625"><net_src comp="120" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="610" pin="4"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="106" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="562" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="620" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="584" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="628" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="18" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="652" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="599" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="638" pin="3"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="680"><net_src comp="122" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="124" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="682"><net_src comp="98" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="690"><net_src comp="128" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="185" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="686" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="130" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="700" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="90" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="132" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="722"><net_src comp="134" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="729"><net_src comp="714" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="723" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="742"><net_src comp="136" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="138" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="140" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="749"><net_src comp="736" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="142" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="756" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="162" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="164" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="768" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="786"><net_src comp="166" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="775" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="168" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="170" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="794"><net_src comp="196" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="38" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="796"><net_src comp="790" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="797"><net_src comp="790" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="802"><net_src comp="538" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="100" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="804"><net_src comp="798" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="809"><net_src comp="696" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="692" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="706" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="706" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="172" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="826"><net_src comp="817" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="830"><net_src comp="196" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="835"><net_src comp="226" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="842"><net_src comp="236" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="847"><net_src comp="240" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="852"><net_src comp="246" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="857"><net_src comp="260" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="862"><net_src comp="266" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="867"><net_src comp="276" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="872"><net_src comp="375" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="877"><net_src comp="381" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="882"><net_src comp="386" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="887"><net_src comp="391" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="892"><net_src comp="434" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="897"><net_src comp="444" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="902"><net_src comp="462" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="907"><net_src comp="468" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="913"><net_src comp="502" pin="5"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="918"><net_src comp="514" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="923"><net_src comp="790" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="928"><net_src comp="520" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="933"><net_src comp="538" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="938"><net_src comp="542" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="943"><net_src comp="556" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="949"><net_src comp="662" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="954"><net_src comp="674" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="959"><net_src comp="178" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="964"><net_src comp="692" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="969"><net_src comp="696" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="974"><net_src comp="706" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="980"><net_src comp="710" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="985"><net_src comp="805" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="990"><net_src comp="811" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="995"><net_src comp="750" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1000"><net_src comp="756" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1005"><net_src comp="759" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1010"><net_src comp="762" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="775" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigmoid_top : in_r | {1 }
	Port: sigmoid_top : ROM_EXP_V | {7 8 }
  - Chain level:
	State 1
		p_Result_6 : 1
		l : 2
		sub_ln947 : 3
		trunc_ln947 : 4
		trunc_ln950 : 4
		add_ln952 : 5
		trunc_ln946 : 3
		icmp_ln1549_1 : 1
		r_V : 1
	State 2
		tmp_5 : 1
		icmp_ln949 : 2
		zext_ln950 : 1
		lshr_ln950 : 2
		p_Result_2 : 3
		icmp_ln950 : 3
		tmp_6 : 1
		xor_ln952 : 2
		and_ln949 : 4
		and_ln952 : 1
		p_Result_3 : 1
		a : 4
		icmp_ln961 : 1
		tobool29_i_i659 : 4
	State 3
		lshr_ln961 : 1
		shl_ln962 : 1
		m : 2
		m_1 : 3
		m_5 : 4
		p_Result_4 : 4
		trunc_ln3 : 4
		icmp_ln1560_1 : 5
	State 4
		add_ln968 : 1
		tmp : 2
		p_Result_7 : 3
		icmp_ln1560 : 2
		n : 1
		r_V_1 : 1
		zext_ln1168 : 2
		r_V_2 : 3
	State 5
		tmp_1 : 1
	State 6
		and_ln1560 : 1
		xor_ln1560 : 1
	State 7
		zext_ln712 : 1
		x0_V : 2
		zext_ln6 : 3
		zext_ln712_1 : 1
		x0_V_1 : 2
		tmp_4 : 1
		x0_V_2 : 2
		or_ln938 : 1
		or_ln1560_1 : 1
		x0_V_3 : 4
		xor_ln938 : 1
		and_ln1549 : 1
		and_ln1549_1 : 1
		x0_V_4 : 5
		trunc_ln4 : 1
		ROM_EXP_V_addr : 1
		r_V_3 : 2
	State 8
		ret_V : 1
		zext_ln1168_1 : 1
		zext_ln1171 : 2
		r_V_4 : 3
	State 9
		zext_ln1352 : 1
		trunc_ln1352 : 1
		r_V_6 : 2
	State 10
	State 11
	State 12
		zext_ln1386 : 1
		r : 2
		exp_negx_V : 3
		sext_ln1245 : 4
		ret_V_1 : 5
	State 13
		mul_ln1246 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		ret_V_2 : 1
		trunc_ln5 : 2
		ret_ln37 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln952_fu_240    |    0    |    0    |    23   |
|          |    lsb_index_fu_286    |    0    |    0    |    39   |
|          |    add_ln961_fu_381    |    0    |    0    |    39   |
|          |       m_1_fu_428       |    0    |    0    |    71   |
|    add   |    add_ln968_fu_488    |    0    |    0    |    11   |
|          |       x0_V_fu_578      |    0    |    0    |    22   |
|          |      x0_V_1_fu_599     |    0    |    0    |    22   |
|          |    add_ln712_fu_605    |    0    |    0    |    23   |
|          |     ret_V_1_fu_750     |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_762       |    2    |   215   |    1    |
|          |       grp_fu_790       |    1    |    0    |    0    |
|    mul   |       grp_fu_798       |    1    |    0    |    0    |
|          |       grp_fu_805       |    1    |    0    |    0    |
|          |       grp_fu_811       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln947_fu_226    |    0    |    0    |    39   |
|          |    sub_ln950_fu_307    |    0    |    0    |    13   |
|    sub   |    sub_ln962_fu_386    |    0    |    0    |    39   |
|          |    sub_ln968_fu_483    |    0    |    0    |    11   |
|          |      ret_V_fu_686      |    0    |    0    |    22   |
|          |     ret_V_2_fu_775     |    0    |    0    |    50   |
|----------|------------------------|---------|---------|---------|
|          |    lshr_ln950_fu_316   |    0    |    0    |    11   |
|   lshr   |    lshr_ln961_fu_403   |    0    |    0    |    84   |
|          |        r_fu_730        |    0    |    0    |    75   |
|----------|------------------------|---------|---------|---------|
|          |  icmp_ln1549_1_fu_260  |    0    |    0    |    9    |
|          |    icmp_ln949_fu_301   |    0    |    0    |    17   |
|          |    icmp_ln950_fu_327   |    0    |    0    |    13   |
|          |    p_Result_3_fu_363   |    0    |    0    |    13   |
|   icmp   |    icmp_ln961_fu_375   |    0    |    0    |    18   |
|          |  icmp_ln1560_1_fu_462  |    0    |    0    |    24   |
|          |   icmp_ln1549_fu_468   |    0    |    0    |    13   |
|          |   icmp_ln1560_fu_514   |    0    |    0    |    11   |
|          |    icmp_ln938_fu_562   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |        m_fu_418        |    0    |    0    |    64   |
|          |   select_ln946_fu_476  |    0    |    0    |    11   |
|  select  |      x0_V_3_fu_638     |    0    |    0    |    16   |
|          |      x0_V_4_fu_662     |    0    |    0    |    16   |
|          |      x0_V_6_fu_700     |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln952_fu_353    |    0    |    0    |    35   |
|          |    shl_ln962_fu_412    |    0    |    0    |    84   |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_2_fu_322   |    0    |    0    |    16   |
|          |    and_ln949_fu_347    |    0    |    0    |    2    |
|          |    and_ln952_fu_358    |    0    |    0    |    16   |
|    and   | tobool29_i_i659_fu_391 |    0    |    0    |    2    |
|          |    and_ln1560_fu_550   |    0    |    0    |    2    |
|          |    and_ln1549_fu_652   |    0    |    0    |    2    |
|          |   and_ln1549_1_fu_657  |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |        a_fu_369        |    0    |    0    |    2    |
|    or    |    or_ln1560_fu_546    |    0    |    0    |    2    |
|          |     or_ln938_fu_628    |    0    |    0    |    2    |
|          |   or_ln1560_1_fu_633   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln952_fu_341    |    0    |    0    |    2    |
|    xor   |    xor_ln1560_fu_556   |    0    |    0    |    2    |
|          |    xor_ln938_fu_646    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |   in_read_read_fu_172  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   dcmp   |       grp_fu_191       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln717_fu_196   |    0    |    0    |    0    |
|          |    zext_ln950_fu_312   |    0    |    0    |    0    |
|          |    zext_ln960_fu_397   |    0    |    0    |    0    |
|          |    zext_ln961_fu_400   |    0    |    0    |    0    |
|          |    zext_ln962_fu_409   |    0    |    0    |    0    |
|          |    zext_ln964_fu_425   |    0    |    0    |    0    |
|          |    zext_ln965_fu_473   |    0    |    0    |    0    |
|          |   zext_ln1168_fu_538   |    0    |    0    |    0    |
|          |    zext_ln712_fu_574   |    0    |    0    |    0    |
|   zext   |     zext_ln6_fu_584    |    0    |    0    |    0    |
|          |   zext_ln712_1_fu_595  |    0    |    0    |    0    |
|          |    zext_ln573_fu_670   |    0    |    0    |    0    |
|          |   zext_ln1246_fu_683   |    0    |    0    |    0    |
|          |  zext_ln1168_1_fu_692  |    0    |    0    |    0    |
|          |   zext_ln1171_fu_696   |    0    |    0    |    0    |
|          |   zext_ln1352_fu_706   |    0    |    0    |    0    |
|          |  zext_ln1168_2_fu_723  |    0    |    0    |    0    |
|          |   zext_ln1386_fu_726   |    0    |    0    |    0    |
|          |  zext_ln1246_1_fu_756  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_200   |    0    |    0    |    0    |
|          |      tmp_8_fu_250      |    0    |    0    |    0    |
|          |      tmp_2_fu_266      |    0    |    0    |    0    |
|          |      tmp_3_fu_276      |    0    |    0    |    0    |
|          |      tmp_5_fu_291      |    0    |    0    |    0    |
|          |       m_5_fu_434       |    0    |    0    |    0    |
|partselect|    trunc_ln3_fu_452    |    0    |    0    |    0    |
|          |        n_fu_520        |    0    |    0    |    0    |
|          |      r_V_1_fu_529      |    0    |    0    |    0    |
|          |      tmp_4_fu_610      |    0    |    0    |    0    |
|          |    trunc_ln4_fu_674    |    0    |    0    |    0    |
|          |       m_4_fu_714       |    0    |    0    |    0    |
|          |    exp_negx_V_fu_736   |    0    |    0    |    0    |
|          |    trunc_ln5_fu_780    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_6_fu_210   |    0    |    0    |    0    |
|          |       tmp_fu_494       |    0    |    0    |    0    |
|bitconcatenate|      shl_ln_fu_567     |    0    |    0    |    0    |
|          |   shl_ln712_1_fu_588   |    0    |    0    |    0    |
|          |      x0_V_2_fu_620     |    0    |    0    |    0    |
|          |      lhs_V_fu_768      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   cttz   |        l_fu_218        |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln947_fu_232   |    0    |    0    |    0    |
|   trunc  |   trunc_ln950_fu_236   |    0    |    0    |    0    |
|          |   trunc_ln946_fu_246   |    0    |    0    |    0    |
|          |   trunc_ln1352_fu_710  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_6_fu_333      |    0    |    0    |    0    |
|          |    p_Result_4_fu_444   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  partset |    p_Result_7_fu_502   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |   sext_ln1245_fu_746   |    0    |    0    |    0    |
|          |   sext_ln1246_fu_759   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   215   |   1047  |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|ROM_EXP_V|    0   |   15   |    4   |
+---------+--------+--------+--------+
|  Total  |    0   |   15   |    4   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| ROM_EXP_V_addr_reg_956|    4   |
|   add_ln952_reg_844   |   16   |
|   add_ln961_reg_874   |   32   |
| bitcast_ln741_reg_935 |   64   |
| icmp_ln1549_1_reg_854 |    1   |
|  icmp_ln1549_reg_904  |    1   |
| icmp_ln1560_1_reg_899 |    1   |
|  icmp_ln1560_reg_915  |    1   |
|   icmp_ln961_reg_869  |    1   |
|    in_read_reg_817    |   16   |
|      m_5_reg_889      |   63   |
|  mul_ln1246_reg_1007  |   43   |
|       n_reg_925       |    4   |
|   p_Result_4_reg_894  |    1   |
|   p_Result_7_reg_910  |   64   |
|     r_V_4_reg_982     |   30   |
|     r_V_6_reg_987     |   32   |
|      r_V_reg_920      |   29   |
|    ret_V_1_reg_992    |   17   |
|  sext_ln1246_reg_1002 |   43   |
|   sub_ln947_reg_832   |   32   |
|   sub_ln962_reg_879   |   32   |
|     tmp_2_reg_859     |    7   |
|     tmp_3_reg_864     |    9   |
|tobool29_i_i659_reg_884|    1   |
|  trunc_ln1352_reg_977 |   14   |
|   trunc_ln4_reg_951   |   10   |
|  trunc_ln946_reg_849  |   11   |
|  trunc_ln950_reg_839  |    5   |
|     x0_V_4_reg_946    |   16   |
|   xor_ln1560_reg_940  |    1   |
| zext_ln1168_1_reg_961 |   30   |
|  zext_ln1168_reg_930  |   20   |
|  zext_ln1171_reg_966  |   30   |
| zext_ln1246_1_reg_997 |   43   |
|  zext_ln1352_reg_971  |   32   |
|   zext_ln717_reg_827  |   29   |
+-----------------------+--------+
|         Total         |   785  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_191    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_762    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_762    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_790    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_798    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_805    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_805    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_811    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_811    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   406  ||   8.33  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   215  |  1047  |
|   Memory  |    0   |    -   |    -   |   15   |    4   |
|Multiplexer|    -   |    -   |    8   |    -   |   90   |
|  Register |    -   |    -   |    -   |   785  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    6   |    8   |  1015  |  1141  |
+-----------+--------+--------+--------+--------+--------+
