m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/simulation/modelsim
vfull_adder_1bit
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1693868171
!i10b 1
!s100 VJIDJT3RKg6m1mc;7m6eX2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IThgVeNSHBb;gfgT^CaXXh1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1693867749
8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit.sv
FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit.sv
!i122 0
L0 1 10
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1693868171.000000
!s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1
Z9 tCvgOpt 0
vn_bit_adder
R1
R2
!i10b 1
!s100 Xag>n@EHN1^[A1o;QPRP83
R3
Ig1:]1SbTHWLAML22dDSRM3
R4
S1
R0
w1693868009
8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder.sv
FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder.sv
!i122 1
L0 1 29
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder.sv|
!i113 1
R7
R8
R9
vn_bit_adder_tb
R1
R2
!i10b 1
!s100 h8BGW7GoWR`HiXGWbhfaJ2
R3
IPG^EUgFAbJI8zUjj8SUTb3
R4
S1
R0
w1693868120
8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder_tb.sv
FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder_tb.sv
!i122 2
L0 1 39
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder_tb.sv|
!i113 1
R7
R8
R9
