// Seed: 2824500281
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4
    , id_12,
    output wire id_5,
    output wire id_6,
    output tri id_7,
    output tri1 id_8,
    input tri1 id_9,
    input uwire id_10
);
  logic [-1 : 1] id_13;
  ;
  module_2 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input  tri id_0,
    output wor id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output tri1 id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout uwire id_1;
  assign id_5 = -1;
  assign id_1 = 1;
  wire id_7;
  parameter id_8 = -1;
  wire id_9;
  wire id_10;
endmodule
