/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8389
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8389_REG_DEFINITION_H__
#define __RTL8389_REG_DEFINITION_H__

/*
 * Feature: Per Port Registers 
 */
#define RTL8389_PORT_GMAC_CONTROL_ADDR(port)                                                                   (0x0 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_PORT_GMAC_CONTROL_CONGEST_TIMER_OFFSET                                                       (8)
  #define RTL8389_PORT_GMAC_CONTROL_CONGEST_TIMER_MASK                                                         (0xF << RTL8389_PORT_GMAC_CONTROL_CONGEST_TIMER_OFFSET)
  #define RTL8389_PORT_GMAC_CONTROL_CONGEST_SUSTAIN_T_OFFSET                                                   (4)
  #define RTL8389_PORT_GMAC_CONTROL_CONGEST_SUSTAIN_T_MASK                                                     (0xF << RTL8389_PORT_GMAC_CONTROL_CONGEST_SUSTAIN_T_OFFSET)
  #define RTL8389_PORT_GMAC_CONTROL_RX_DROP_ALL_OFFSET                                                         (3)
  #define RTL8389_PORT_GMAC_CONTROL_RX_DROP_ALL_MASK                                                           (0x1 << RTL8389_PORT_GMAC_CONTROL_RX_DROP_ALL_OFFSET)
  #define RTL8389_PORT_GMAC_CONTROL_BYP_TX_CRC_OFFSET                                                          (2)
  #define RTL8389_PORT_GMAC_CONTROL_BYP_TX_CRC_MASK                                                            (0x1 << RTL8389_PORT_GMAC_CONTROL_BYP_TX_CRC_OFFSET)
  #define RTL8389_PORT_GMAC_CONTROL_RETX_THRESH_SEL_OFFSET                                                     (1)
  #define RTL8389_PORT_GMAC_CONTROL_RETX_THRESH_SEL_MASK                                                       (0x1 << RTL8389_PORT_GMAC_CONTROL_RETX_THRESH_SEL_OFFSET)
  #define RTL8389_PORT_GMAC_CONTROL_PASSALL_MODE_OFFSET                                                        (0)
  #define RTL8389_PORT_GMAC_CONTROL_PASSALL_MODE_MASK                                                          (0x1 << RTL8389_PORT_GMAC_CONTROL_PASSALL_MODE_OFFSET)

#define RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_ADDR(port)                                                        (0x4 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_EN_OFFSET                                                  (21)
  #define RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_EN_MASK                                                    (0x1 << RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_EN_OFFSET)
  #define RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_ACT_OFFSET                                                 (20)
  #define RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_ACT_MASK                                                   (0x1 << RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_ACT_OFFSET)
  #define RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_FCCNT_OFFSET                                               (16)
  #define RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_FCCNT_MASK                                                 (0xF << RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_FCCNT_OFFSET)
  #define RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_RATE_OFFSET                                                (0)
  #define RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_RATE_MASK                                                  (0xFFFF << RTL8389_INPUT_BANDWIDTH_PORT_CONTROL_INBW_RATE_OFFSET)

#define RTL8389_PATTERN_MATCH_PORT_CONTROL_ADDR(port)                                                          (0x8 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_PATTERN_MATCH_PORT_CONTROL_PM_MODE_OFFSET                                                    (8)
  #define RTL8389_PATTERN_MATCH_PORT_CONTROL_PM_MODE_MASK                                                      (0x1 << RTL8389_PATTERN_MATCH_PORT_CONTROL_PM_MODE_OFFSET)
  #define RTL8389_PATTERN_MATCH_PORT_CONTROL_MASK_SET_1_OFFSET                                                 (4)
  #define RTL8389_PATTERN_MATCH_PORT_CONTROL_MASK_SET_1_MASK                                                   (0xF << RTL8389_PATTERN_MATCH_PORT_CONTROL_MASK_SET_1_OFFSET)
  #define RTL8389_PATTERN_MATCH_PORT_CONTROL_MASK_SET_0_OFFSET                                                 (0)
  #define RTL8389_PATTERN_MATCH_PORT_CONTROL_MASK_SET_0_MASK                                                   (0xF << RTL8389_PATTERN_MATCH_PORT_CONTROL_MASK_SET_0_OFFSET)

#define RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_ADDR(port)                                                (0xC + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE3_OFFSET                                            (24)
  #define RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE3_MASK                                              (0xFF << RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE3_OFFSET)
  #define RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE2_OFFSET                                            (16)
  #define RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE2_MASK                                              (0xFF << RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE2_OFFSET)
  #define RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE1_OFFSET                                            (8)
  #define RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE1_MASK                                              (0xFF << RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE1_OFFSET)
  #define RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE0_OFFSET                                            (0)
  #define RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE0_MASK                                              (0xFF << RTL8389_PATTERN_MATCH_PORT_SET_0_4_BYTE_DATA_BYTE0_OFFSET)

#define RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_ADDR(port)                                                (0x10 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE3_OFFSET                                            (24)
  #define RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE3_MASK                                              (0xFF << RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE3_OFFSET)
  #define RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE2_OFFSET                                            (16)
  #define RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE2_MASK                                              (0xFF << RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE2_OFFSET)
  #define RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE1_OFFSET                                            (8)
  #define RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE1_MASK                                              (0xFF << RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE1_OFFSET)
  #define RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE0_OFFSET                                            (0)
  #define RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE0_MASK                                              (0xFF << RTL8389_PATTERN_MATCH_PORT_SET_1_4_BYTE_DATA_BYTE0_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_ADDR(port)                                                (0x14 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_FORCE_PAUSE_OFFSET                                      (12)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_FORCE_PAUSE_MASK                                        (0x1 << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_FORCE_PAUSE_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_SA_MOD_OFFSET                                           (10)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_SA_MOD_MASK                                             (0x3 << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_SA_MOD_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_DA_MOD_OFFSET                                           (8)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_DA_MOD_MASK                                             (0x3 << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_DA_MOD_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_LEN_TYPE_OFFSET                                         (6)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_LEN_TYPE_MASK                                           (0x3 << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_LEN_TYPE_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_DATA_PAT_TYP_OFFSET                                     (4)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_DATA_PAT_TYP_MASK                                       (0x3 << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_DATA_PAT_TYP_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_FORCE_BAD_CRC_OFFSET                                    (2)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_FORCE_BAD_CRC_MASK                                      (0x1 << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_FORCE_BAD_CRC_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_EN_VLAN_TAG_OFFSET                                      (1)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_EN_VLAN_TAG_MASK                                        (0x1 << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_EN_VLAN_TAG_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_EN_ETHER_TYP_OFFSET                                     (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_EN_ETHER_TYP_MASK                                       (0x1 << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL0_EN_ETHER_TYP_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL1_ADDR(port)                                                (0x18 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL1_LENGTH_DELTA_OFFSET                                     (16)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL1_LENGTH_DELTA_MASK                                       (0x3FFF << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL1_LENGTH_DELTA_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL1_LENGTH_OFFSET                                           (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL1_LENGTH_MASK                                             (0x3FFF << RTL8389_SMART_PACKET_GENERATOR_PORT_CONTROL1_LENGTH_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_CONTROL0_ADDR(port)                                             (0x1C + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_CONTROL0_SPG_DA_OFFSET                                        (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_CONTROL0_SPG_DA_MASK                                          (0xFFFFFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_DA_CONTROL0_SPG_DA_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_CONTROL1_ADDR(port)                                             (0x20 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_CONTROL1_SPG_DA_OFFSET                                        (16)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_CONTROL1_SPG_DA_MASK                                          (0xFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_DA_CONTROL1_SPG_DA_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_SA_CONTROL0_ADDR(port)                                             (0x24 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_SA_CONTROL0_SPG_SA_OFFSET                                        (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_SA_CONTROL0_SPG_SA_MASK                                          (0xFFFFFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_SA_CONTROL0_SPG_SA_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_SA_CONTROL1_ADDR(port)                                             (0x28 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_SA_CONTROL1_SPG_SA_OFFSET                                        (16)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_SA_CONTROL1_SPG_SA_MASK                                          (0xFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_SA_CONTROL1_SPG_SA_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_SA_REPEAT_CONTROL_ADDR(port)                                    (0x2C + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_SA_REPEAT_CONTROL_SA_RPT_CNT_OFFSET                           (16)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_SA_REPEAT_CONTROL_SA_RPT_CNT_MASK                             (0xFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_DA_SA_REPEAT_CONTROL_SA_RPT_CNT_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_SA_REPEAT_CONTROL_DA_RPT_CNT_OFFSET                           (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DA_SA_REPEAT_CONTROL_DA_RPT_CNT_MASK                             (0xFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_DA_SA_REPEAT_CONTROL_DA_RPT_CNT_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_DATA_PAYLOAD_CONTROL_ADDR(port)                                    (0x30 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DATA_PAYLOAD_CONTROL_DATA_PAYLOAD_OFFSET                         (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_DATA_PAYLOAD_CONTROL_DATA_PAYLOAD_MASK                           (0xFFFFFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_DATA_PAYLOAD_CONTROL_DATA_PAYLOAD_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_VLAN_HEADER_CONTROL_ADDR(port)                                     (0x34 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_VLAN_HEADER_CONTROL_VLAN_HEADER_OFFSET                           (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_VLAN_HEADER_CONTROL_VLAN_HEADER_MASK                             (0xFFFFFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_VLAN_HEADER_CONTROL_VLAN_HEADER_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_ETHER_TYPE_CONTROL_ADDR(port)                                      (0x38 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_ETHER_TYPE_CONTROL_ETHER_TYPE_OFFSET                             (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_ETHER_TYPE_CONTROL_ETHER_TYPE_MASK                               (0xFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_ETHER_TYPE_CONTROL_ETHER_TYPE_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_TEST_PACKET_COUNT_CONTROL_ADDR(port)                               (0x3C + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TEST_PACKET_COUNT_CONTROL_TEST_PKT_CNT_OFFSET                    (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TEST_PACKET_COUNT_CONTROL_TEST_PKT_CNT_MASK                      (0xFFFFFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_TEST_PACKET_COUNT_CONTROL_TEST_PKT_CNT_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_ADDR(port)                                         (0x40 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_SA_1_OFFSET                                (15)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_SA_1_MASK                                  (0x7 << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_SA_1_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_SA_0_OFFSET                                (12)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_SA_0_MASK                                  (0x7 << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_SA_0_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_DA_1_OFFSET                                (9)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_DA_1_MASK                                  (0x7 << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_DA_1_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_DA_0_OFFSET                                (6)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_DA_0_MASK                                  (0x7 << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_DA_0_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_ERR_1_OFFSET                               (4)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_ERR_1_MASK                                 (0x3 << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_ERR_1_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_ERR_0_OFFSET                               (2)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_ERR_0_MASK                                 (0x3 << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_ERR_0_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_1_EN_OFFSET                                (1)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_1_EN_MASK                                  (0x1 << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_1_EN_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_0_EN_OFFSET                                (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_0_EN_MASK                                  (0x1 << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_CONTROL_STRIG_0_EN_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS0_ADDR(port)                                    (0x44 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS0_STRIG_MAC_0_OFFSET                          (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS0_STRIG_MAC_0_MASK                            (0xFFFFFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS0_STRIG_MAC_0_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS1_ADDR(port)                                    (0x48 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS1_STRIG_MAC_0_OFFSET                          (16)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS1_STRIG_MAC_0_MASK                            (0xFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS1_STRIG_MAC_0_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS2_ADDR(port)                                    (0x4C + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS2_STRIG_MAC_1_OFFSET                          (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS2_STRIG_MAC_1_MASK                            (0xFFFFFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS2_STRIG_MAC_1_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS3_ADDR(port)                                    (0x50 + (((port) << 8))) /* port: 0-28 */
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS3_STRIG_MAC_1_OFFSET                          (16)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS3_STRIG_MAC_1_MASK                            (0xFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_TRIGGER_MAC_ADDRESS3_STRIG_MAC_1_OFFSET)


/*
 * Feature: Central MAC PHY Registers 
 */
#define RTL8389_GLOBAL_MAC_CONTROL0_ADDR                                                                       (0x1D00)
  #define RTL8389_GLOBAL_MAC_CONTROL0_I2C_SLV_SDA_DLY_OFFSET                                                   (20)
  #define RTL8389_GLOBAL_MAC_CONTROL0_I2C_SLV_SDA_DLY_MASK                                                     (0x7 << RTL8389_GLOBAL_MAC_CONTROL0_I2C_SLV_SDA_DLY_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL0_EN_INT_REG_OFFSET                                                        (16)
  #define RTL8389_GLOBAL_MAC_CONTROL0_EN_INT_REG_MASK                                                          (0xF << RTL8389_GLOBAL_MAC_CONTROL0_EN_INT_REG_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL0_EN_OUTBAND_SMI_OFFSET                                                    (15)
  #define RTL8389_GLOBAL_MAC_CONTROL0_EN_OUTBAND_SMI_MASK                                                      (0x1 << RTL8389_GLOBAL_MAC_CONTROL0_EN_OUTBAND_SMI_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL0_DIS_PHY_REG_INIT_OFFSET                                                  (12)
  #define RTL8389_GLOBAL_MAC_CONTROL0_DIS_PHY_REG_INIT_MASK                                                    (0x1 << RTL8389_GLOBAL_MAC_CONTROL0_DIS_PHY_REG_INIT_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL0_SEL_SMI_FREQ_OFFSET                                                      (11)
  #define RTL8389_GLOBAL_MAC_CONTROL0_SEL_SMI_FREQ_MASK                                                        (0x1 << RTL8389_GLOBAL_MAC_CONTROL0_SEL_SMI_FREQ_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL0_SEL_SCK_FREQ_OFFSET                                                      (9)
  #define RTL8389_GLOBAL_MAC_CONTROL0_SEL_SCK_FREQ_MASK                                                        (0x3 << RTL8389_GLOBAL_MAC_CONTROL0_SEL_SCK_FREQ_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL0_SEL_EEPROM_ADDR_SIZE_OFFSET                                              (8)
  #define RTL8389_GLOBAL_MAC_CONTROL0_SEL_EEPROM_ADDR_SIZE_MASK                                                (0x1 << RTL8389_GLOBAL_MAC_CONTROL0_SEL_EEPROM_ADDR_SIZE_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL0_EEPROM_MAGIC_PATTERN_OFFSET                                              (4)
  #define RTL8389_GLOBAL_MAC_CONTROL0_EEPROM_MAGIC_PATTERN_MASK                                                (0xF << RTL8389_GLOBAL_MAC_CONTROL0_EEPROM_MAGIC_PATTERN_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL0_SEL_EEPROM_RANGE_OFFSET                                                  (1)
  #define RTL8389_GLOBAL_MAC_CONTROL0_SEL_EEPROM_RANGE_MASK                                                    (0x7 << RTL8389_GLOBAL_MAC_CONTROL0_SEL_EEPROM_RANGE_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL0_DIS_EEPROM_OFFSET                                                        (0)
  #define RTL8389_GLOBAL_MAC_CONTROL0_DIS_EEPROM_MASK                                                          (0x1 << RTL8389_GLOBAL_MAC_CONTROL0_DIS_EEPROM_OFFSET)

#define RTL8389_GLOBAL_MAC_CONTROL1_ADDR                                                                       (0x1D04)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_POLLING_START_ADDR_OFFSET                                            (18)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_POLLING_START_ADDR_MASK                                              (0x1F << RTL8389_GLOBAL_MAC_CONTROL1_SEL_POLLING_START_ADDR_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_MAX_LEN_OFFSET                                                       (16)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_MAX_LEN_MASK                                                         (0x3 << RTL8389_GLOBAL_MAC_CONTROL1_SEL_MAX_LEN_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_PADDING_UNDER_SIZE_OFFSET                                             (15)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_PADDING_UNDER_SIZE_MASK                                               (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_EN_PADDING_UNDER_SIZE_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_LATE_COL_DROP_OFFSET                                                  (14)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_LATE_COL_DROP_MASK                                                    (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_EN_LATE_COL_DROP_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_IOL_LEN_ERR_OFFSET                                                    (13)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_IOL_LEN_ERR_MASK                                                      (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_EN_IOL_LEN_ERR_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_IOL_MAX_LEN_OFFSET                                                    (12)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_IOL_MAX_LEN_MASK                                                      (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_EN_IOL_MAX_LEN_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_IOL_MAX_RETRY_OFFSET                                                  (10)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_IOL_MAX_RETRY_MASK                                                    (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_EN_IOL_MAX_RETRY_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_LIMIT_PAUSE_OFFSET                                                    (9)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_LIMIT_PAUSE_MASK                                                      (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_EN_LIMIT_PAUSE_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SPDBKOFF_OFFSET                                                          (8)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SPDBKOFF_MASK                                                            (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_SPDBKOFF_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_DISBKOFF_OFFSET                                                          (6)
  #define RTL8389_GLOBAL_MAC_CONTROL1_DISBKOFF_MASK                                                            (0x3 << RTL8389_GLOBAL_MAC_CONTROL1_DISBKOFF_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_48PASS1_OFFSET                                                        (5)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_48PASS1_MASK                                                          (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_EN_48PASS1_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_DEFER_IPG_OFFSET                                                     (3)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_DEFER_IPG_MASK                                                       (0x3 << RTL8389_GLOBAL_MAC_CONTROL1_SEL_DEFER_IPG_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_BP_METHOD_OFFSET                                                     (2)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_BP_METHOD_MASK                                                       (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_SEL_BP_METHOD_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_IPG_COMP_OFFSET                                                       (1)
  #define RTL8389_GLOBAL_MAC_CONTROL1_EN_IPG_COMP_MASK                                                         (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_EN_IPG_COMP_OFFSET)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_IPG_OFFSET                                                           (0)
  #define RTL8389_GLOBAL_MAC_CONTROL1_SEL_IPG_MASK                                                             (0x1 << RTL8389_GLOBAL_MAC_CONTROL1_SEL_IPG_OFFSET)

#define RTL8389_GLOBAL_MAC_CONTROL2_ADDR                                                                       (0x1D08)
  #define RTL8389_GLOBAL_MAC_CONTROL2_EN_POLLING_PHY_OFFSET                                                    (0)
  #define RTL8389_GLOBAL_MAC_CONTROL2_EN_POLLING_PHY_MASK                                                      (0x1FFFFFFF << RTL8389_GLOBAL_MAC_CONTROL2_EN_POLLING_PHY_OFFSET)

#define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_ADDR                                                             (0x1D0C)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_COP_LNK_TMR_OFFSET                                             (27)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_COP_LNK_TMR_MASK                                               (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_COP_LNK_TMR_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_EN_25MCLK_OFFSET                                               (20)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_EN_25MCLK_MASK                                                 (0x7F << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_EN_25MCLK_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_REG_IF_OFFSET                                              (18)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_REG_IF_MASK                                                (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_REG_IF_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_FLASH_TYPE_OFFSET                                          (17)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_FLASH_TYPE_MASK                                            (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_FLASH_TYPE_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_NIC_OFFSET                                                 (16)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_NIC_MASK                                                   (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_NIC_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_CPU_IF_OFFSET                                              (14)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_CPU_IF_MASK                                                (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_CPU_IF_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_INTRA_SERDES_MODE_OFFSET                                   (13)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_INTRA_SERDES_MODE_MASK                                     (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_INTRA_SERDES_MODE_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MEM_IF_OFFSET                                              (11)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MEM_IF_MASK                                                (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_MEM_IF_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_IF_PRI_OFFSET                                              (9)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_IF_PRI_MASK                                                (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_IF_PRI_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SMII_OFFSET                                                (6)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SMII_MASK                                                  (0x7 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SMII_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_JTAG_OFFSET                                                (4)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_JTAG_MASK                                                  (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_JTAG_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_EN_AUTO_SEN_OFFSET                                             (3)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_EN_AUTO_SEN_MASK                                               (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_EN_AUTO_SEN_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SERDES_OFFSET                                              (0)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SERDES_MASK                                                (0x7 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL0_SEL_SERDES_OFFSET)

#define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_ADDR                                                             (0x1D10)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_FX1_OFFSET                                           (26)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_FX1_MASK                                             (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_FX1_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_FX0_OFFSET                                           (25)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_FX0_MASK                                             (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_FX0_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FX8_11_OFFSET                                              (24)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FX8_11_MASK                                                (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FX8_11_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FX4_7_OFFSET                                               (23)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FX4_7_MASK                                                 (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FX4_7_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FX0_3_OFFSET                                               (22)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FX0_3_MASK                                                 (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_FX0_3_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_RS_SPD1_OFFSET                                       (20)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_RS_SPD1_MASK                                         (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_RS_SPD1_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_RS_SPD0_OFFSET                                       (18)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_RS_SPD0_MASK                                         (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_RS_SPD0_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_RS_SPD8_11_OFFSET                                          (16)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_RS_SPD8_11_MASK                                            (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_RS_SPD8_11_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_RS_SPD4_7_OFFSET                                           (14)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_RS_SPD4_7_MASK                                             (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_RS_SPD4_7_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_RS_SPD0_3_OFFSET                                           (12)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_RS_SPD0_3_MASK                                             (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_RS_SPD0_3_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_LINK_RGMII_RXC_DELAY_OFFSET                          (10)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_LINK_RGMII_RXC_DELAY_MASK                            (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_LINK_RGMII_RXC_DELAY_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_CPU_RGMII_RXC_DELAY_OFFSET                                 (9)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_CPU_RGMII_RXC_DELAY_MASK                                   (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_CPU_RGMII_RXC_DELAY_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_LINK_RGMII_TXC_DELAY_OFFSET                          (7)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_LINK_RGMII_TXC_DELAY_MASK                            (0x3 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_INTRA_LINK_RGMII_TXC_DELAY_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_CPU_RGMII_TXC_DELAY_OFFSET                                 (6)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_CPU_RGMII_TXC_DELAY_MASK                                   (0x1 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_CPU_RGMII_TXC_DELAY_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_S3MII_RXC_DELAY_OFFSET                                     (3)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_S3MII_RXC_DELAY_MASK                                       (0x7 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_S3MII_RXC_DELAY_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_SMII_S3MII_TXC_DELAY_OFFSET                                (0)
  #define RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_SMII_S3MII_TXC_DELAY_MASK                                  (0x7 << RTL8389_GLOBAL_MAC_INTERFACE_CONTROL1_SEL_SMII_S3MII_TXC_DELAY_OFFSET)

#define RTL8389_SWITCH_MAC_ADDRESS0_ADDR                                                                       (0x1D14)
  #define RTL8389_SWITCH_MAC_ADDRESS0_SW_MAC_ADDR_OFFSET                                                       (0)
  #define RTL8389_SWITCH_MAC_ADDRESS0_SW_MAC_ADDR_MASK                                                         (0xFFFFFFFF << RTL8389_SWITCH_MAC_ADDRESS0_SW_MAC_ADDR_OFFSET)

#define RTL8389_SWITCH_MAC_ADDRESS1_ADDR                                                                       (0x1D18)
  #define RTL8389_SWITCH_MAC_ADDRESS1_SW_MAC_ADDR_OFFSET                                                       (16)
  #define RTL8389_SWITCH_MAC_ADDRESS1_SW_MAC_ADDR_MASK                                                         (0xFFFF << RTL8389_SWITCH_MAC_ADDRESS1_SW_MAC_ADDR_OFFSET)
  #define RTL8389_SWITCH_MAC_ADDRESS1_SEL_MEDIA_POLARITY_OFFSET                                                (9)
  #define RTL8389_SWITCH_MAC_ADDRESS1_SEL_MEDIA_POLARITY_MASK                                                  (0x1 << RTL8389_SWITCH_MAC_ADDRESS1_SEL_MEDIA_POLARITY_OFFSET)
  #define RTL8389_SWITCH_MAC_ADDRESS1_SEL_MEDIA_BIT_OFFSET                                                     (5)
  #define RTL8389_SWITCH_MAC_ADDRESS1_SEL_MEDIA_BIT_MASK                                                       (0xF << RTL8389_SWITCH_MAC_ADDRESS1_SEL_MEDIA_BIT_OFFSET)
  #define RTL8389_SWITCH_MAC_ADDRESS1_SEL_MEDIA_REG_OFFSET                                                     (0)
  #define RTL8389_SWITCH_MAC_ADDRESS1_SEL_MEDIA_REG_MASK                                                       (0x1F << RTL8389_SWITCH_MAC_ADDRESS1_SEL_MEDIA_REG_OFFSET)

#define RTL8389_PORT_0_1_MAC_CONTROL_ADDR                                                                      (0x1D1C)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_RLB_P1_OFFSET                                                    (21)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_RLB_P1_MASK                                                      (0x1 << RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_RLB_P1_OFFSET)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_LLB_P1_OFFSET                                                    (20)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_LLB_P1_MASK                                                      (0x1 << RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_LLB_P1_OFFSET)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_P1_RX_CHECK_CRC_OFFSET                                               (19)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_P1_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_0_1_MAC_CONTROL_EN_P1_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_BP_P1_OFFSET                                                         (18)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_BP_P1_MASK                                                           (0x1 << RTL8389_PORT_0_1_MAC_CONTROL_EN_BP_P1_OFFSET)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_TXRX_P1_OFFSET                                                       (16)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_TXRX_P1_MASK                                                         (0x3 << RTL8389_PORT_0_1_MAC_CONTROL_EN_TXRX_P1_OFFSET)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_RLB_P0_OFFSET                                                    (5)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_RLB_P0_MASK                                                      (0x1 << RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_RLB_P0_OFFSET)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_LLB_P0_OFFSET                                                    (4)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_LLB_P0_MASK                                                      (0x1 << RTL8389_PORT_0_1_MAC_CONTROL_EN_MAC_LLB_P0_OFFSET)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_P0_RX_CHECK_CRC_OFFSET                                               (3)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_P0_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_0_1_MAC_CONTROL_EN_P0_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_BP_P0_OFFSET                                                         (2)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_BP_P0_MASK                                                           (0x1 << RTL8389_PORT_0_1_MAC_CONTROL_EN_BP_P0_OFFSET)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_TXRX_P0_OFFSET                                                       (0)
  #define RTL8389_PORT_0_1_MAC_CONTROL_EN_TXRX_P0_MASK                                                         (0x3 << RTL8389_PORT_0_1_MAC_CONTROL_EN_TXRX_P0_OFFSET)

#define RTL8389_PORT_2_3_MAC_CONTROL_ADDR                                                                      (0x1D20)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_RLB_P3_OFFSET                                                    (21)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_RLB_P3_MASK                                                      (0x1 << RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_RLB_P3_OFFSET)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_LLB_P3_OFFSET                                                    (20)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_LLB_P3_MASK                                                      (0x1 << RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_LLB_P3_OFFSET)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_P3_RX_CHECK_CRC_OFFSET                                               (19)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_P3_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_2_3_MAC_CONTROL_EN_P3_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_BP_P3_OFFSET                                                         (18)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_BP_P3_MASK                                                           (0x1 << RTL8389_PORT_2_3_MAC_CONTROL_EN_BP_P3_OFFSET)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_TXRX_P3_OFFSET                                                       (16)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_TXRX_P3_MASK                                                         (0x3 << RTL8389_PORT_2_3_MAC_CONTROL_EN_TXRX_P3_OFFSET)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_RLB_P2_OFFSET                                                    (5)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_RLB_P2_MASK                                                      (0x1 << RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_RLB_P2_OFFSET)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_LLB_P2_OFFSET                                                    (4)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_LLB_P2_MASK                                                      (0x1 << RTL8389_PORT_2_3_MAC_CONTROL_EN_MAC_LLB_P2_OFFSET)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_P2_RX_CHECK_CRC_OFFSET                                               (3)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_P2_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_2_3_MAC_CONTROL_EN_P2_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_BP_P2_OFFSET                                                         (2)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_BP_P2_MASK                                                           (0x1 << RTL8389_PORT_2_3_MAC_CONTROL_EN_BP_P2_OFFSET)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_TXRX_P2_OFFSET                                                       (0)
  #define RTL8389_PORT_2_3_MAC_CONTROL_EN_TXRX_P2_MASK                                                         (0x3 << RTL8389_PORT_2_3_MAC_CONTROL_EN_TXRX_P2_OFFSET)

#define RTL8389_PORT_4_5_MAC_CONTROL_ADDR                                                                      (0x1D24)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_RLB_P5_OFFSET                                                    (21)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_RLB_P5_MASK                                                      (0x1 << RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_RLB_P5_OFFSET)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_LLB_P5_OFFSET                                                    (20)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_LLB_P5_MASK                                                      (0x1 << RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_LLB_P5_OFFSET)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_P5_RX_CHECK_CRC_OFFSET                                               (19)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_P5_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_4_5_MAC_CONTROL_EN_P5_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_BP_P5_OFFSET                                                         (18)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_BP_P5_MASK                                                           (0x1 << RTL8389_PORT_4_5_MAC_CONTROL_EN_BP_P5_OFFSET)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_TXRX_P5_OFFSET                                                       (16)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_TXRX_P5_MASK                                                         (0x3 << RTL8389_PORT_4_5_MAC_CONTROL_EN_TXRX_P5_OFFSET)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_RLB_P4_OFFSET                                                    (5)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_RLB_P4_MASK                                                      (0x1 << RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_RLB_P4_OFFSET)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_LLB_P4_OFFSET                                                    (4)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_LLB_P4_MASK                                                      (0x1 << RTL8389_PORT_4_5_MAC_CONTROL_EN_MAC_LLB_P4_OFFSET)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_P4_RX_CHECK_CRC_OFFSET                                               (3)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_P4_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_4_5_MAC_CONTROL_EN_P4_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_BP_P4_OFFSET                                                         (2)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_BP_P4_MASK                                                           (0x1 << RTL8389_PORT_4_5_MAC_CONTROL_EN_BP_P4_OFFSET)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_TXRX_P4_OFFSET                                                       (0)
  #define RTL8389_PORT_4_5_MAC_CONTROL_EN_TXRX_P4_MASK                                                         (0x3 << RTL8389_PORT_4_5_MAC_CONTROL_EN_TXRX_P4_OFFSET)

#define RTL8389_PORT_6_7_MAC_CONTROL_ADDR                                                                      (0x1D28)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_RLB_P7_OFFSET                                                    (21)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_RLB_P7_MASK                                                      (0x1 << RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_RLB_P7_OFFSET)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_LLB_P7_OFFSET                                                    (20)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_LLB_P7_MASK                                                      (0x1 << RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_LLB_P7_OFFSET)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_P7_RX_CHECK_CRC_OFFSET                                               (19)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_P7_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_6_7_MAC_CONTROL_EN_P7_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_BP_P7_OFFSET                                                         (18)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_BP_P7_MASK                                                           (0x1 << RTL8389_PORT_6_7_MAC_CONTROL_EN_BP_P7_OFFSET)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_TXRX_P7_OFFSET                                                       (16)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_TXRX_P7_MASK                                                         (0x3 << RTL8389_PORT_6_7_MAC_CONTROL_EN_TXRX_P7_OFFSET)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_RLB_P6_OFFSET                                                    (5)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_RLB_P6_MASK                                                      (0x1 << RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_RLB_P6_OFFSET)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_LLB_P6_OFFSET                                                    (4)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_LLB_P6_MASK                                                      (0x1 << RTL8389_PORT_6_7_MAC_CONTROL_EN_MAC_LLB_P6_OFFSET)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_P6_RX_CHECK_CRC_OFFSET                                               (3)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_P6_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_6_7_MAC_CONTROL_EN_P6_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_BP_P6_OFFSET                                                         (2)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_BP_P6_MASK                                                           (0x1 << RTL8389_PORT_6_7_MAC_CONTROL_EN_BP_P6_OFFSET)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_TXRX_P6_OFFSET                                                       (0)
  #define RTL8389_PORT_6_7_MAC_CONTROL_EN_TXRX_P6_MASK                                                         (0x3 << RTL8389_PORT_6_7_MAC_CONTROL_EN_TXRX_P6_OFFSET)

#define RTL8389_PORT_8_9_MAC_CONTROL_ADDR                                                                      (0x1D2C)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_RLB_P9_OFFSET                                                    (21)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_RLB_P9_MASK                                                      (0x1 << RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_RLB_P9_OFFSET)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_LLB_P9_OFFSET                                                    (20)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_LLB_P9_MASK                                                      (0x1 << RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_LLB_P9_OFFSET)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_P9_RX_CHECK_CRC_OFFSET                                               (19)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_P9_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_8_9_MAC_CONTROL_EN_P9_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_BP_P9_OFFSET                                                         (18)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_BP_P9_MASK                                                           (0x1 << RTL8389_PORT_8_9_MAC_CONTROL_EN_BP_P9_OFFSET)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_TXRX_P9_OFFSET                                                       (16)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_TXRX_P9_MASK                                                         (0x3 << RTL8389_PORT_8_9_MAC_CONTROL_EN_TXRX_P9_OFFSET)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_RLB_P8_OFFSET                                                    (5)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_RLB_P8_MASK                                                      (0x1 << RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_RLB_P8_OFFSET)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_LLB_P8_OFFSET                                                    (4)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_LLB_P8_MASK                                                      (0x1 << RTL8389_PORT_8_9_MAC_CONTROL_EN_MAC_LLB_P8_OFFSET)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_P8_RX_CHECK_CRC_OFFSET                                               (3)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_P8_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_8_9_MAC_CONTROL_EN_P8_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_BP_P8_OFFSET                                                         (2)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_BP_P8_MASK                                                           (0x1 << RTL8389_PORT_8_9_MAC_CONTROL_EN_BP_P8_OFFSET)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_TXRX_P8_OFFSET                                                       (0)
  #define RTL8389_PORT_8_9_MAC_CONTROL_EN_TXRX_P8_MASK                                                         (0x3 << RTL8389_PORT_8_9_MAC_CONTROL_EN_TXRX_P8_OFFSET)

#define RTL8389_PORT_10_11_MAC_CONTROL_ADDR                                                                    (0x1D30)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_RLB_P11_OFFSET                                                 (21)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_RLB_P11_MASK                                                   (0x1 << RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_RLB_P11_OFFSET)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_LLB_P11_OFFSET                                                 (20)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_LLB_P11_MASK                                                   (0x1 << RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_LLB_P11_OFFSET)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_P11_RX_CHECK_CRC_OFFSET                                            (19)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_P11_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_10_11_MAC_CONTROL_EN_P11_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_BP_P11_OFFSET                                                      (18)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_BP_P11_MASK                                                        (0x1 << RTL8389_PORT_10_11_MAC_CONTROL_EN_BP_P11_OFFSET)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_TXRX_P11_OFFSET                                                    (16)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_TXRX_P11_MASK                                                      (0x3 << RTL8389_PORT_10_11_MAC_CONTROL_EN_TXRX_P11_OFFSET)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_RLB_P10_OFFSET                                                 (5)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_RLB_P10_MASK                                                   (0x1 << RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_RLB_P10_OFFSET)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_LLB_P10_OFFSET                                                 (4)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_LLB_P10_MASK                                                   (0x1 << RTL8389_PORT_10_11_MAC_CONTROL_EN_MAC_LLB_P10_OFFSET)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_P10_RX_CHECK_CRC_OFFSET                                            (3)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_P10_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_10_11_MAC_CONTROL_EN_P10_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_BP_P10_OFFSET                                                      (2)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_BP_P10_MASK                                                        (0x1 << RTL8389_PORT_10_11_MAC_CONTROL_EN_BP_P10_OFFSET)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_TXRX_P10_OFFSET                                                    (0)
  #define RTL8389_PORT_10_11_MAC_CONTROL_EN_TXRX_P10_MASK                                                      (0x3 << RTL8389_PORT_10_11_MAC_CONTROL_EN_TXRX_P10_OFFSET)

#define RTL8389_PORT_12_13_MAC_CONTROL_ADDR                                                                    (0x1D34)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_RLB_P13_OFFSET                                                 (21)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_RLB_P13_MASK                                                   (0x1 << RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_RLB_P13_OFFSET)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_LLB_P13_OFFSET                                                 (20)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_LLB_P13_MASK                                                   (0x1 << RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_LLB_P13_OFFSET)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_P13_RX_CHECK_CRC_OFFSET                                            (19)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_P13_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_12_13_MAC_CONTROL_EN_P13_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_BP_P13_OFFSET                                                      (18)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_BP_P13_MASK                                                        (0x1 << RTL8389_PORT_12_13_MAC_CONTROL_EN_BP_P13_OFFSET)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_TXRX_P13_OFFSET                                                    (16)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_TXRX_P13_MASK                                                      (0x3 << RTL8389_PORT_12_13_MAC_CONTROL_EN_TXRX_P13_OFFSET)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_RLB_P12_OFFSET                                                 (5)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_RLB_P12_MASK                                                   (0x1 << RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_RLB_P12_OFFSET)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_LLB_P12_OFFSET                                                 (4)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_LLB_P12_MASK                                                   (0x1 << RTL8389_PORT_12_13_MAC_CONTROL_EN_MAC_LLB_P12_OFFSET)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_P12_RX_CHECK_CRC_OFFSET                                            (3)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_P12_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_12_13_MAC_CONTROL_EN_P12_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_BP_P12_OFFSET                                                      (2)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_BP_P12_MASK                                                        (0x1 << RTL8389_PORT_12_13_MAC_CONTROL_EN_BP_P12_OFFSET)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_TXRX_P12_OFFSET                                                    (0)
  #define RTL8389_PORT_12_13_MAC_CONTROL_EN_TXRX_P12_MASK                                                      (0x3 << RTL8389_PORT_12_13_MAC_CONTROL_EN_TXRX_P12_OFFSET)

#define RTL8389_PORT_14_15_MAC_CONTROL_ADDR                                                                    (0x1D38)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_RLB_P15_OFFSET                                                 (21)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_RLB_P15_MASK                                                   (0x1 << RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_RLB_P15_OFFSET)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_LLB_P15_OFFSET                                                 (20)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_LLB_P15_MASK                                                   (0x1 << RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_LLB_P15_OFFSET)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_P15_RX_CHECK_CRC_OFFSET                                            (19)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_P15_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_14_15_MAC_CONTROL_EN_P15_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_BP_P15_OFFSET                                                      (18)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_BP_P15_MASK                                                        (0x1 << RTL8389_PORT_14_15_MAC_CONTROL_EN_BP_P15_OFFSET)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_TXRX_P15_OFFSET                                                    (16)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_TXRX_P15_MASK                                                      (0x3 << RTL8389_PORT_14_15_MAC_CONTROL_EN_TXRX_P15_OFFSET)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_RLB_P14_OFFSET                                                 (5)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_RLB_P14_MASK                                                   (0x1 << RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_RLB_P14_OFFSET)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_LLB_P14_OFFSET                                                 (4)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_LLB_P14_MASK                                                   (0x1 << RTL8389_PORT_14_15_MAC_CONTROL_EN_MAC_LLB_P14_OFFSET)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_P14_RX_CHECK_CRC_OFFSET                                            (3)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_P14_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_14_15_MAC_CONTROL_EN_P14_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_BP_P14_OFFSET                                                      (2)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_BP_P14_MASK                                                        (0x1 << RTL8389_PORT_14_15_MAC_CONTROL_EN_BP_P14_OFFSET)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_TXRX_P14_OFFSET                                                    (0)
  #define RTL8389_PORT_14_15_MAC_CONTROL_EN_TXRX_P14_MASK                                                      (0x3 << RTL8389_PORT_14_15_MAC_CONTROL_EN_TXRX_P14_OFFSET)

#define RTL8389_PORT_16_17_MAC_CONTROL_ADDR                                                                    (0x1D3C)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_RLB_P17_OFFSET                                                 (21)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_RLB_P17_MASK                                                   (0x1 << RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_RLB_P17_OFFSET)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_LLB_P17_OFFSET                                                 (20)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_LLB_P17_MASK                                                   (0x1 << RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_LLB_P17_OFFSET)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_P17_RX_CHECK_CRC_OFFSET                                            (19)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_P17_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_16_17_MAC_CONTROL_EN_P17_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_BP_P17_OFFSET                                                      (18)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_BP_P17_MASK                                                        (0x1 << RTL8389_PORT_16_17_MAC_CONTROL_EN_BP_P17_OFFSET)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_TXRX_P17_OFFSET                                                    (16)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_TXRX_P17_MASK                                                      (0x3 << RTL8389_PORT_16_17_MAC_CONTROL_EN_TXRX_P17_OFFSET)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_RLB_P16_OFFSET                                                 (5)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_RLB_P16_MASK                                                   (0x1 << RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_RLB_P16_OFFSET)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_LLB_P16_OFFSET                                                 (4)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_LLB_P16_MASK                                                   (0x1 << RTL8389_PORT_16_17_MAC_CONTROL_EN_MAC_LLB_P16_OFFSET)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_P16_RX_CHECK_CRC_OFFSET                                            (3)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_P16_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_16_17_MAC_CONTROL_EN_P16_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_BP_P16_OFFSET                                                      (2)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_BP_P16_MASK                                                        (0x1 << RTL8389_PORT_16_17_MAC_CONTROL_EN_BP_P16_OFFSET)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_TXRX_P16_OFFSET                                                    (0)
  #define RTL8389_PORT_16_17_MAC_CONTROL_EN_TXRX_P16_MASK                                                      (0x3 << RTL8389_PORT_16_17_MAC_CONTROL_EN_TXRX_P16_OFFSET)

#define RTL8389_PORT_18_19_MAC_CONTROL_ADDR                                                                    (0x1D40)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_RLB_P19_OFFSET                                                 (21)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_RLB_P19_MASK                                                   (0x1 << RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_RLB_P19_OFFSET)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_LLB_P19_OFFSET                                                 (20)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_LLB_P19_MASK                                                   (0x1 << RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_LLB_P19_OFFSET)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_P19_RX_CHECK_CRC_OFFSET                                            (19)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_P19_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_18_19_MAC_CONTROL_EN_P19_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_BP_P19_OFFSET                                                      (18)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_BP_P19_MASK                                                        (0x1 << RTL8389_PORT_18_19_MAC_CONTROL_EN_BP_P19_OFFSET)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_TXRX_P19_OFFSET                                                    (16)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_TXRX_P19_MASK                                                      (0x3 << RTL8389_PORT_18_19_MAC_CONTROL_EN_TXRX_P19_OFFSET)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_RLB_P18_OFFSET                                                 (5)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_RLB_P18_MASK                                                   (0x1 << RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_RLB_P18_OFFSET)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_LLB_P18_OFFSET                                                 (4)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_LLB_P18_MASK                                                   (0x1 << RTL8389_PORT_18_19_MAC_CONTROL_EN_MAC_LLB_P18_OFFSET)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_P18_RX_CHECK_CRC_OFFSET                                            (3)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_P18_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_18_19_MAC_CONTROL_EN_P18_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_BP_P18_OFFSET                                                      (2)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_BP_P18_MASK                                                        (0x1 << RTL8389_PORT_18_19_MAC_CONTROL_EN_BP_P18_OFFSET)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_TXRX_P18_OFFSET                                                    (0)
  #define RTL8389_PORT_18_19_MAC_CONTROL_EN_TXRX_P18_MASK                                                      (0x3 << RTL8389_PORT_18_19_MAC_CONTROL_EN_TXRX_P18_OFFSET)

#define RTL8389_PORT_20_21_MAC_CONTROL_ADDR                                                                    (0x1D44)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_RLB_P21_OFFSET                                                 (21)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_RLB_P21_MASK                                                   (0x1 << RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_RLB_P21_OFFSET)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_LLB_P21_OFFSET                                                 (20)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_LLB_P21_MASK                                                   (0x1 << RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_LLB_P21_OFFSET)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_P21_RX_CHECK_CRC_OFFSET                                            (19)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_P21_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_20_21_MAC_CONTROL_EN_P21_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_BP_P21_OFFSET                                                      (18)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_BP_P21_MASK                                                        (0x1 << RTL8389_PORT_20_21_MAC_CONTROL_EN_BP_P21_OFFSET)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_TXRX_P21_OFFSET                                                    (16)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_TXRX_P21_MASK                                                      (0x3 << RTL8389_PORT_20_21_MAC_CONTROL_EN_TXRX_P21_OFFSET)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_RLB_P20_OFFSET                                                 (5)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_RLB_P20_MASK                                                   (0x1 << RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_RLB_P20_OFFSET)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_LLB_P20_OFFSET                                                 (4)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_LLB_P20_MASK                                                   (0x1 << RTL8389_PORT_20_21_MAC_CONTROL_EN_MAC_LLB_P20_OFFSET)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_P20_RX_CHECK_CRC_OFFSET                                            (3)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_P20_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_20_21_MAC_CONTROL_EN_P20_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_BP_P20_OFFSET                                                      (2)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_BP_P20_MASK                                                        (0x1 << RTL8389_PORT_20_21_MAC_CONTROL_EN_BP_P20_OFFSET)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_TXRX_P20_OFFSET                                                    (0)
  #define RTL8389_PORT_20_21_MAC_CONTROL_EN_TXRX_P20_MASK                                                      (0x3 << RTL8389_PORT_20_21_MAC_CONTROL_EN_TXRX_P20_OFFSET)

#define RTL8389_PORT_22_23_MAC_CONTROL_ADDR                                                                    (0x1D48)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_RLB_P23_OFFSET                                                 (21)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_RLB_P23_MASK                                                   (0x1 << RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_RLB_P23_OFFSET)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_LLB_P23_OFFSET                                                 (20)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_LLB_P23_MASK                                                   (0x1 << RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_LLB_P23_OFFSET)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_P23_RX_CHECK_CRC_OFFSET                                            (19)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_P23_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_22_23_MAC_CONTROL_EN_P23_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_BP_P23_OFFSET                                                      (18)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_BP_P23_MASK                                                        (0x1 << RTL8389_PORT_22_23_MAC_CONTROL_EN_BP_P23_OFFSET)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_TXRX_P23_OFFSET                                                    (16)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_TXRX_P23_MASK                                                      (0x3 << RTL8389_PORT_22_23_MAC_CONTROL_EN_TXRX_P23_OFFSET)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_RLB_P22_OFFSET                                                 (5)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_RLB_P22_MASK                                                   (0x1 << RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_RLB_P22_OFFSET)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_LLB_P22_OFFSET                                                 (4)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_LLB_P22_MASK                                                   (0x1 << RTL8389_PORT_22_23_MAC_CONTROL_EN_MAC_LLB_P22_OFFSET)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_P22_RX_CHECK_CRC_OFFSET                                            (3)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_P22_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_22_23_MAC_CONTROL_EN_P22_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_BP_P22_OFFSET                                                      (2)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_BP_P22_MASK                                                        (0x1 << RTL8389_PORT_22_23_MAC_CONTROL_EN_BP_P22_OFFSET)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_TXRX_P22_OFFSET                                                    (0)
  #define RTL8389_PORT_22_23_MAC_CONTROL_EN_TXRX_P22_MASK                                                      (0x3 << RTL8389_PORT_22_23_MAC_CONTROL_EN_TXRX_P22_OFFSET)

#define RTL8389_PORT_24_25_MAC_CONTROL_ADDR                                                                    (0x1D4C)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_RLB_P25_OFFSET                                                 (21)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_RLB_P25_MASK                                                   (0x1 << RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_RLB_P25_OFFSET)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_LLB_P25_OFFSET                                                 (20)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_LLB_P25_MASK                                                   (0x1 << RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_LLB_P25_OFFSET)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_P25_RX_CHECK_CRC_OFFSET                                            (19)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_P25_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_24_25_MAC_CONTROL_EN_P25_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_BP_P25_OFFSET                                                      (18)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_BP_P25_MASK                                                        (0x1 << RTL8389_PORT_24_25_MAC_CONTROL_EN_BP_P25_OFFSET)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_TXRX_P25_OFFSET                                                    (16)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_TXRX_P25_MASK                                                      (0x3 << RTL8389_PORT_24_25_MAC_CONTROL_EN_TXRX_P25_OFFSET)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_RLB_P24_OFFSET                                                 (5)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_RLB_P24_MASK                                                   (0x1 << RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_RLB_P24_OFFSET)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_LLB_P24_OFFSET                                                 (4)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_LLB_P24_MASK                                                   (0x1 << RTL8389_PORT_24_25_MAC_CONTROL_EN_MAC_LLB_P24_OFFSET)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_P24_RX_CHECK_CRC_OFFSET                                            (3)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_P24_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_24_25_MAC_CONTROL_EN_P24_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_BP_P24_OFFSET                                                      (2)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_BP_P24_MASK                                                        (0x1 << RTL8389_PORT_24_25_MAC_CONTROL_EN_BP_P24_OFFSET)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_TXRX_P24_OFFSET                                                    (0)
  #define RTL8389_PORT_24_25_MAC_CONTROL_EN_TXRX_P24_MASK                                                      (0x3 << RTL8389_PORT_24_25_MAC_CONTROL_EN_TXRX_P24_OFFSET)

#define RTL8389_PORT_26_27_MAC_CONTROL_ADDR                                                                    (0x1D50)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_RLB_P27_OFFSET                                                 (21)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_RLB_P27_MASK                                                   (0x1 << RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_RLB_P27_OFFSET)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_LLB_P27_OFFSET                                                 (20)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_LLB_P27_MASK                                                   (0x1 << RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_LLB_P27_OFFSET)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_P27_RX_CHECK_CRC_OFFSET                                            (19)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_P27_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_26_27_MAC_CONTROL_EN_P27_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_BP_P27_OFFSET                                                      (18)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_BP_P27_MASK                                                        (0x1 << RTL8389_PORT_26_27_MAC_CONTROL_EN_BP_P27_OFFSET)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_TXRX_P27_OFFSET                                                    (16)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_TXRX_P27_MASK                                                      (0x3 << RTL8389_PORT_26_27_MAC_CONTROL_EN_TXRX_P27_OFFSET)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_RLB_P26_OFFSET                                                 (5)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_RLB_P26_MASK                                                   (0x1 << RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_RLB_P26_OFFSET)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_LLB_P26_OFFSET                                                 (4)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_LLB_P26_MASK                                                   (0x1 << RTL8389_PORT_26_27_MAC_CONTROL_EN_MAC_LLB_P26_OFFSET)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_P26_RX_CHECK_CRC_OFFSET                                            (3)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_P26_RX_CHECK_CRC_MASK                                              (0x1 << RTL8389_PORT_26_27_MAC_CONTROL_EN_P26_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_BP_P26_OFFSET                                                      (2)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_BP_P26_MASK                                                        (0x1 << RTL8389_PORT_26_27_MAC_CONTROL_EN_BP_P26_OFFSET)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_TXRX_P26_OFFSET                                                    (0)
  #define RTL8389_PORT_26_27_MAC_CONTROL_EN_TXRX_P26_MASK                                                      (0x3 << RTL8389_PORT_26_27_MAC_CONTROL_EN_TXRX_P26_OFFSET)

#define RTL8389_PORT_28_MAC_CONTROL_ADDR                                                                       (0x1D54)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_MAC_RLB_P28_OFFSET                                                    (5)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_MAC_RLB_P28_MASK                                                      (0x1 << RTL8389_PORT_28_MAC_CONTROL_EN_MAC_RLB_P28_OFFSET)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_MAC_LLB_P28_OFFSET                                                    (4)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_MAC_LLB_P28_MASK                                                      (0x1 << RTL8389_PORT_28_MAC_CONTROL_EN_MAC_LLB_P28_OFFSET)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_P28_RX_CHECK_CRC_OFFSET                                               (3)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_P28_RX_CHECK_CRC_MASK                                                 (0x1 << RTL8389_PORT_28_MAC_CONTROL_EN_P28_RX_CHECK_CRC_OFFSET)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_BP_P28_OFFSET                                                         (2)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_BP_P28_MASK                                                           (0x1 << RTL8389_PORT_28_MAC_CONTROL_EN_BP_P28_OFFSET)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_TXRX_P28_OFFSET                                                       (0)
  #define RTL8389_PORT_28_MAC_CONTROL_EN_TXRX_P28_MASK                                                         (0x3 << RTL8389_PORT_28_MAC_CONTROL_EN_TXRX_P28_OFFSET)

#define RTL8389_PORT_0_1_PHY_CONTROL_ADDR                                                                      (0x1D58)
  #define RTL8389_PORT_0_1_PHY_CONTROL_TEST_MODE_P1_OFFSET                                                     (26)
  #define RTL8389_PORT_0_1_PHY_CONTROL_TEST_MODE_P1_MASK                                                       (0x7 << RTL8389_PORT_0_1_PHY_CONTROL_TEST_MODE_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_SEL_MANAUAL_MODE_P1_OFFSET                                              (25)
  #define RTL8389_PORT_0_1_PHY_CONTROL_SEL_MANAUAL_MODE_P1_MASK                                                (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_SEL_MANAUAL_MODE_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_MANAUAL_MASTER_P1_OFFSET                                                (24)
  #define RTL8389_PORT_0_1_PHY_CONTROL_MANAUAL_MASTER_P1_MASK                                                  (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_MANAUAL_MASTER_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_ASY_PAUSE_P1_OFFSET                                                  (23)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_ASY_PAUSE_P1_MASK                                                    (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_ASY_PAUSE_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_PAUSE_P1_OFFSET                                                      (22)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_PAUSE_P1_MASK                                                        (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_PAUSE_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_SPD_P1_OFFSET                                                           (20)
  #define RTL8389_PORT_0_1_PHY_CONTROL_SPD_P1_MASK                                                             (0x3 << RTL8389_PORT_0_1_PHY_CONTROL_SPD_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_DUP_P1_OFFSET                                                           (19)
  #define RTL8389_PORT_0_1_PHY_CONTROL_DUP_P1_MASK                                                             (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_DUP_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_PHY_NWAY_P1_OFFSET                                                   (18)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_PHY_NWAY_P1_MASK                                                     (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_PHY_NWAY_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_FORCE_LINK_P1_OFFSET                                                 (17)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_FORCE_LINK_P1_MASK                                                   (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_FORCE_LINK_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_MAC_FORCE_P1_OFFSET                                                  (16)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_MAC_FORCE_P1_MASK                                                    (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_MAC_FORCE_P1_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_TEST_MODE_P0_OFFSET                                                     (10)
  #define RTL8389_PORT_0_1_PHY_CONTROL_TEST_MODE_P0_MASK                                                       (0x7 << RTL8389_PORT_0_1_PHY_CONTROL_TEST_MODE_P0_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_SEL_MANAUAL_MODE_P0_OFFSET                                              (9)
  #define RTL8389_PORT_0_1_PHY_CONTROL_SEL_MANAUAL_MODE_P0_MASK                                                (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_SEL_MANAUAL_MODE_P0_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_MANAUAL_MASTER_P0_OFFSET                                                (8)
  #define RTL8389_PORT_0_1_PHY_CONTROL_MANAUAL_MASTER_P0_MASK                                                  (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_MANAUAL_MASTER_P0_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_ASY_PAUSE_P0_OFFSET                                                  (7)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_ASY_PAUSE_P0_MASK                                                    (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_ASY_PAUSE_P0_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_PAUSE_P0_OFFSET                                                      (6)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_PAUSE_P0_MASK                                                        (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_PAUSE_P0_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_SPD_P0_OFFSET                                                           (4)
  #define RTL8389_PORT_0_1_PHY_CONTROL_SPD_P0_MASK                                                             (0x3 << RTL8389_PORT_0_1_PHY_CONTROL_SPD_P0_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_DUP_P0_OFFSET                                                           (3)
  #define RTL8389_PORT_0_1_PHY_CONTROL_DUP_P0_MASK                                                             (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_DUP_P0_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_PHY_NWAY_P0_OFFSET                                                   (2)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_PHY_NWAY_P0_MASK                                                     (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_PHY_NWAY_P0_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_FORCE_LINK_P0_OFFSET                                                 (1)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_FORCE_LINK_P0_MASK                                                   (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_FORCE_LINK_P0_OFFSET)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_MAC_FORCE_P0_OFFSET                                                  (0)
  #define RTL8389_PORT_0_1_PHY_CONTROL_EN_MAC_FORCE_P0_MASK                                                    (0x1 << RTL8389_PORT_0_1_PHY_CONTROL_EN_MAC_FORCE_P0_OFFSET)

#define RTL8389_PORT_2_3_PHY_CONTROL_ADDR                                                                      (0x1D5C)
  #define RTL8389_PORT_2_3_PHY_CONTROL_TEST_MODE_P3_OFFSET                                                     (26)
  #define RTL8389_PORT_2_3_PHY_CONTROL_TEST_MODE_P3_MASK                                                       (0x7 << RTL8389_PORT_2_3_PHY_CONTROL_TEST_MODE_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_SEL_MANAUAL_MODE_P3_OFFSET                                              (25)
  #define RTL8389_PORT_2_3_PHY_CONTROL_SEL_MANAUAL_MODE_P3_MASK                                                (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_SEL_MANAUAL_MODE_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_MANAUAL_MASTER_P3_OFFSET                                                (24)
  #define RTL8389_PORT_2_3_PHY_CONTROL_MANAUAL_MASTER_P3_MASK                                                  (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_MANAUAL_MASTER_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_ASY_PAUSE_P3_OFFSET                                                  (23)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_ASY_PAUSE_P3_MASK                                                    (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_ASY_PAUSE_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_PAUSE_P3_OFFSET                                                      (22)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_PAUSE_P3_MASK                                                        (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_PAUSE_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_SPD_P3_OFFSET                                                           (20)
  #define RTL8389_PORT_2_3_PHY_CONTROL_SPD_P3_MASK                                                             (0x3 << RTL8389_PORT_2_3_PHY_CONTROL_SPD_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_DUP_P3_OFFSET                                                           (19)
  #define RTL8389_PORT_2_3_PHY_CONTROL_DUP_P3_MASK                                                             (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_DUP_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_PHY_NWAY_P3_OFFSET                                                   (18)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_PHY_NWAY_P3_MASK                                                     (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_PHY_NWAY_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_FORCE_LINK_P3_OFFSET                                                 (17)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_FORCE_LINK_P3_MASK                                                   (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_FORCE_LINK_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_MAC_FORCE_P3_OFFSET                                                  (16)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_MAC_FORCE_P3_MASK                                                    (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_MAC_FORCE_P3_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_TEST_MODE_P2_OFFSET                                                     (10)
  #define RTL8389_PORT_2_3_PHY_CONTROL_TEST_MODE_P2_MASK                                                       (0x7 << RTL8389_PORT_2_3_PHY_CONTROL_TEST_MODE_P2_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_SEL_MANAUAL_MODE_P2_OFFSET                                              (9)
  #define RTL8389_PORT_2_3_PHY_CONTROL_SEL_MANAUAL_MODE_P2_MASK                                                (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_SEL_MANAUAL_MODE_P2_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_MANAUAL_MASTER_P2_OFFSET                                                (8)
  #define RTL8389_PORT_2_3_PHY_CONTROL_MANAUAL_MASTER_P2_MASK                                                  (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_MANAUAL_MASTER_P2_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_ASY_PAUSE_P2_OFFSET                                                  (7)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_ASY_PAUSE_P2_MASK                                                    (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_ASY_PAUSE_P2_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_PAUSE_P2_OFFSET                                                      (6)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_PAUSE_P2_MASK                                                        (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_PAUSE_P2_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_SPD_P2_OFFSET                                                           (4)
  #define RTL8389_PORT_2_3_PHY_CONTROL_SPD_P2_MASK                                                             (0x3 << RTL8389_PORT_2_3_PHY_CONTROL_SPD_P2_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_DUP_P2_OFFSET                                                           (3)
  #define RTL8389_PORT_2_3_PHY_CONTROL_DUP_P2_MASK                                                             (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_DUP_P2_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_PHY_NWAY_P2_OFFSET                                                   (2)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_PHY_NWAY_P2_MASK                                                     (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_PHY_NWAY_P2_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_FORCE_LINK_P2_OFFSET                                                 (1)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_FORCE_LINK_P2_MASK                                                   (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_FORCE_LINK_P2_OFFSET)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_MAC_FORCE_P2_OFFSET                                                  (0)
  #define RTL8389_PORT_2_3_PHY_CONTROL_EN_MAC_FORCE_P2_MASK                                                    (0x1 << RTL8389_PORT_2_3_PHY_CONTROL_EN_MAC_FORCE_P2_OFFSET)

#define RTL8389_PORT_4_5_PHY_CONTROL_ADDR                                                                      (0x1D60)
  #define RTL8389_PORT_4_5_PHY_CONTROL_TEST_MODE_P5_OFFSET                                                     (26)
  #define RTL8389_PORT_4_5_PHY_CONTROL_TEST_MODE_P5_MASK                                                       (0x7 << RTL8389_PORT_4_5_PHY_CONTROL_TEST_MODE_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_SEL_MANAUAL_MODE_P5_OFFSET                                              (25)
  #define RTL8389_PORT_4_5_PHY_CONTROL_SEL_MANAUAL_MODE_P5_MASK                                                (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_SEL_MANAUAL_MODE_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_MANAUAL_MASTER_P5_OFFSET                                                (24)
  #define RTL8389_PORT_4_5_PHY_CONTROL_MANAUAL_MASTER_P5_MASK                                                  (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_MANAUAL_MASTER_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_ASY_PAUSE_P5_OFFSET                                                  (23)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_ASY_PAUSE_P5_MASK                                                    (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_ASY_PAUSE_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_PAUSE_P5_OFFSET                                                      (22)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_PAUSE_P5_MASK                                                        (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_PAUSE_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_SPD_P5_OFFSET                                                           (20)
  #define RTL8389_PORT_4_5_PHY_CONTROL_SPD_P5_MASK                                                             (0x3 << RTL8389_PORT_4_5_PHY_CONTROL_SPD_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_DUP_P5_OFFSET                                                           (19)
  #define RTL8389_PORT_4_5_PHY_CONTROL_DUP_P5_MASK                                                             (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_DUP_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_PHY_NWAY_P5_OFFSET                                                   (18)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_PHY_NWAY_P5_MASK                                                     (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_PHY_NWAY_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_FORCE_LINK_P5_OFFSET                                                 (17)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_FORCE_LINK_P5_MASK                                                   (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_FORCE_LINK_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_MAC_FORCE_P5_OFFSET                                                  (16)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_MAC_FORCE_P5_MASK                                                    (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_MAC_FORCE_P5_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_TEST_MODE_P4_OFFSET                                                     (10)
  #define RTL8389_PORT_4_5_PHY_CONTROL_TEST_MODE_P4_MASK                                                       (0x7 << RTL8389_PORT_4_5_PHY_CONTROL_TEST_MODE_P4_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_SEL_MANAUAL_MODE_P4_OFFSET                                              (9)
  #define RTL8389_PORT_4_5_PHY_CONTROL_SEL_MANAUAL_MODE_P4_MASK                                                (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_SEL_MANAUAL_MODE_P4_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_MANAUAL_MASTER_P4_OFFSET                                                (8)
  #define RTL8389_PORT_4_5_PHY_CONTROL_MANAUAL_MASTER_P4_MASK                                                  (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_MANAUAL_MASTER_P4_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_ASY_PAUSE_P4_OFFSET                                                  (7)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_ASY_PAUSE_P4_MASK                                                    (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_ASY_PAUSE_P4_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_PAUSE_P4_OFFSET                                                      (6)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_PAUSE_P4_MASK                                                        (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_PAUSE_P4_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_SPD_P4_OFFSET                                                           (4)
  #define RTL8389_PORT_4_5_PHY_CONTROL_SPD_P4_MASK                                                             (0x3 << RTL8389_PORT_4_5_PHY_CONTROL_SPD_P4_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_DUP_P4_OFFSET                                                           (3)
  #define RTL8389_PORT_4_5_PHY_CONTROL_DUP_P4_MASK                                                             (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_DUP_P4_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_PHY_NWAY_P4_OFFSET                                                   (2)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_PHY_NWAY_P4_MASK                                                     (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_PHY_NWAY_P4_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_FORCE_LINK_P4_OFFSET                                                 (1)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_FORCE_LINK_P4_MASK                                                   (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_FORCE_LINK_P4_OFFSET)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_MAC_FORCE_P4_OFFSET                                                  (0)
  #define RTL8389_PORT_4_5_PHY_CONTROL_EN_MAC_FORCE_P4_MASK                                                    (0x1 << RTL8389_PORT_4_5_PHY_CONTROL_EN_MAC_FORCE_P4_OFFSET)

#define RTL8389_PORT_6_7_PHY_CONTROL_ADDR                                                                      (0x1D64)
  #define RTL8389_PORT_6_7_PHY_CONTROL_TEST_MODE_P7_OFFSET                                                     (26)
  #define RTL8389_PORT_6_7_PHY_CONTROL_TEST_MODE_P7_MASK                                                       (0x7 << RTL8389_PORT_6_7_PHY_CONTROL_TEST_MODE_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_SEL_MANAUAL_MODE_P7_OFFSET                                              (25)
  #define RTL8389_PORT_6_7_PHY_CONTROL_SEL_MANAUAL_MODE_P7_MASK                                                (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_SEL_MANAUAL_MODE_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_MANAUAL_MASTER_P7_OFFSET                                                (24)
  #define RTL8389_PORT_6_7_PHY_CONTROL_MANAUAL_MASTER_P7_MASK                                                  (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_MANAUAL_MASTER_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_ASY_PAUSE_P7_OFFSET                                                  (23)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_ASY_PAUSE_P7_MASK                                                    (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_ASY_PAUSE_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_PAUSE_P7_OFFSET                                                      (22)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_PAUSE_P7_MASK                                                        (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_PAUSE_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_SPD_P7_OFFSET                                                           (20)
  #define RTL8389_PORT_6_7_PHY_CONTROL_SPD_P7_MASK                                                             (0x3 << RTL8389_PORT_6_7_PHY_CONTROL_SPD_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_DUP_P7_OFFSET                                                           (19)
  #define RTL8389_PORT_6_7_PHY_CONTROL_DUP_P7_MASK                                                             (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_DUP_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_PHY_NWAY_P7_OFFSET                                                   (18)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_PHY_NWAY_P7_MASK                                                     (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_PHY_NWAY_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_FORCE_LINK_P7_OFFSET                                                 (17)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_FORCE_LINK_P7_MASK                                                   (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_FORCE_LINK_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_MAC_FORCE_P7_OFFSET                                                  (16)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_MAC_FORCE_P7_MASK                                                    (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_MAC_FORCE_P7_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_TEST_MODE_P6_OFFSET                                                     (10)
  #define RTL8389_PORT_6_7_PHY_CONTROL_TEST_MODE_P6_MASK                                                       (0x7 << RTL8389_PORT_6_7_PHY_CONTROL_TEST_MODE_P6_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_SEL_MANAUAL_MODE_P6_OFFSET                                              (9)
  #define RTL8389_PORT_6_7_PHY_CONTROL_SEL_MANAUAL_MODE_P6_MASK                                                (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_SEL_MANAUAL_MODE_P6_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_MANAUAL_MASTER_P6_OFFSET                                                (8)
  #define RTL8389_PORT_6_7_PHY_CONTROL_MANAUAL_MASTER_P6_MASK                                                  (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_MANAUAL_MASTER_P6_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_ASY_PAUSE_P6_OFFSET                                                  (7)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_ASY_PAUSE_P6_MASK                                                    (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_ASY_PAUSE_P6_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_PAUSE_P6_OFFSET                                                      (6)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_PAUSE_P6_MASK                                                        (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_PAUSE_P6_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_SPD_P6_OFFSET                                                           (4)
  #define RTL8389_PORT_6_7_PHY_CONTROL_SPD_P6_MASK                                                             (0x3 << RTL8389_PORT_6_7_PHY_CONTROL_SPD_P6_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_DUP_P6_OFFSET                                                           (3)
  #define RTL8389_PORT_6_7_PHY_CONTROL_DUP_P6_MASK                                                             (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_DUP_P6_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_PHY_NWAY_P6_OFFSET                                                   (2)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_PHY_NWAY_P6_MASK                                                     (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_PHY_NWAY_P6_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_FORCE_LINK_P6_OFFSET                                                 (1)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_FORCE_LINK_P6_MASK                                                   (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_FORCE_LINK_P6_OFFSET)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_MAC_FORCE_P6_OFFSET                                                  (0)
  #define RTL8389_PORT_6_7_PHY_CONTROL_EN_MAC_FORCE_P6_MASK                                                    (0x1 << RTL8389_PORT_6_7_PHY_CONTROL_EN_MAC_FORCE_P6_OFFSET)

#define RTL8389_PORT_8_9_PHY_CONTROL_ADDR                                                                      (0x1D68)
  #define RTL8389_PORT_8_9_PHY_CONTROL_TEST_MODE_P9_OFFSET                                                     (26)
  #define RTL8389_PORT_8_9_PHY_CONTROL_TEST_MODE_P9_MASK                                                       (0x7 << RTL8389_PORT_8_9_PHY_CONTROL_TEST_MODE_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_SEL_MANAUAL_MODE_P9_OFFSET                                              (25)
  #define RTL8389_PORT_8_9_PHY_CONTROL_SEL_MANAUAL_MODE_P9_MASK                                                (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_SEL_MANAUAL_MODE_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_MANAUAL_MASTER_P9_OFFSET                                                (24)
  #define RTL8389_PORT_8_9_PHY_CONTROL_MANAUAL_MASTER_P9_MASK                                                  (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_MANAUAL_MASTER_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_ASY_PAUSE_P9_OFFSET                                                  (23)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_ASY_PAUSE_P9_MASK                                                    (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_ASY_PAUSE_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_PAUSE_P9_OFFSET                                                      (22)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_PAUSE_P9_MASK                                                        (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_PAUSE_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_SPD_P9_OFFSET                                                           (20)
  #define RTL8389_PORT_8_9_PHY_CONTROL_SPD_P9_MASK                                                             (0x3 << RTL8389_PORT_8_9_PHY_CONTROL_SPD_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_DUP_P9_OFFSET                                                           (19)
  #define RTL8389_PORT_8_9_PHY_CONTROL_DUP_P9_MASK                                                             (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_DUP_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_PHY_NWAY_P9_OFFSET                                                   (18)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_PHY_NWAY_P9_MASK                                                     (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_PHY_NWAY_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_FORCE_LINK_P9_OFFSET                                                 (17)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_FORCE_LINK_P9_MASK                                                   (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_FORCE_LINK_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_MAC_FORCE_P9_OFFSET                                                  (16)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_MAC_FORCE_P9_MASK                                                    (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_MAC_FORCE_P9_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_TEST_MODE_P8_OFFSET                                                     (10)
  #define RTL8389_PORT_8_9_PHY_CONTROL_TEST_MODE_P8_MASK                                                       (0x7 << RTL8389_PORT_8_9_PHY_CONTROL_TEST_MODE_P8_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_SEL_MANAUAL_MODE_P8_OFFSET                                              (9)
  #define RTL8389_PORT_8_9_PHY_CONTROL_SEL_MANAUAL_MODE_P8_MASK                                                (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_SEL_MANAUAL_MODE_P8_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_MANAUAL_MASTER_P8_OFFSET                                                (8)
  #define RTL8389_PORT_8_9_PHY_CONTROL_MANAUAL_MASTER_P8_MASK                                                  (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_MANAUAL_MASTER_P8_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_ASY_PAUSE_P8_OFFSET                                                  (7)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_ASY_PAUSE_P8_MASK                                                    (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_ASY_PAUSE_P8_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_PAUSE_P8_OFFSET                                                      (6)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_PAUSE_P8_MASK                                                        (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_PAUSE_P8_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_SPD_P8_OFFSET                                                           (4)
  #define RTL8389_PORT_8_9_PHY_CONTROL_SPD_P8_MASK                                                             (0x3 << RTL8389_PORT_8_9_PHY_CONTROL_SPD_P8_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_DUP_P8_OFFSET                                                           (3)
  #define RTL8389_PORT_8_9_PHY_CONTROL_DUP_P8_MASK                                                             (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_DUP_P8_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_PHY_NWAY_P8_OFFSET                                                   (2)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_PHY_NWAY_P8_MASK                                                     (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_PHY_NWAY_P8_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_FORCE_LINK_P8_OFFSET                                                 (1)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_FORCE_LINK_P8_MASK                                                   (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_FORCE_LINK_P8_OFFSET)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_MAC_FORCE_P8_OFFSET                                                  (0)
  #define RTL8389_PORT_8_9_PHY_CONTROL_EN_MAC_FORCE_P8_MASK                                                    (0x1 << RTL8389_PORT_8_9_PHY_CONTROL_EN_MAC_FORCE_P8_OFFSET)

#define RTL8389_PORT_10_11_PHY_CONTROL_ADDR                                                                    (0x1D6C)
  #define RTL8389_PORT_10_11_PHY_CONTROL_TEST_MODE_P11_OFFSET                                                  (26)
  #define RTL8389_PORT_10_11_PHY_CONTROL_TEST_MODE_P11_MASK                                                    (0x7 << RTL8389_PORT_10_11_PHY_CONTROL_TEST_MODE_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_SEL_MANAUAL_MODE_P11_OFFSET                                           (25)
  #define RTL8389_PORT_10_11_PHY_CONTROL_SEL_MANAUAL_MODE_P11_MASK                                             (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_SEL_MANAUAL_MODE_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_MANAUAL_MASTER_P11_OFFSET                                             (24)
  #define RTL8389_PORT_10_11_PHY_CONTROL_MANAUAL_MASTER_P11_MASK                                               (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_MANAUAL_MASTER_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_ASY_PAUSE_P11_OFFSET                                               (23)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_ASY_PAUSE_P11_MASK                                                 (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_ASY_PAUSE_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_PAUSE_P11_OFFSET                                                   (22)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_PAUSE_P11_MASK                                                     (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_PAUSE_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_SPD_P11_OFFSET                                                        (20)
  #define RTL8389_PORT_10_11_PHY_CONTROL_SPD_P11_MASK                                                          (0x3 << RTL8389_PORT_10_11_PHY_CONTROL_SPD_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_DUP_P11_OFFSET                                                        (19)
  #define RTL8389_PORT_10_11_PHY_CONTROL_DUP_P11_MASK                                                          (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_DUP_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_PHY_NWAY_P11_OFFSET                                                (18)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_PHY_NWAY_P11_MASK                                                  (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_PHY_NWAY_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_FORCE_LINK_P11_OFFSET                                              (17)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_FORCE_LINK_P11_MASK                                                (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_FORCE_LINK_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_MAC_FORCE_P11_OFFSET                                               (16)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_MAC_FORCE_P11_MASK                                                 (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_MAC_FORCE_P11_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_TEST_MODE_P10_OFFSET                                                  (10)
  #define RTL8389_PORT_10_11_PHY_CONTROL_TEST_MODE_P10_MASK                                                    (0x7 << RTL8389_PORT_10_11_PHY_CONTROL_TEST_MODE_P10_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_SEL_MANAUAL_MODE_P10_OFFSET                                           (9)
  #define RTL8389_PORT_10_11_PHY_CONTROL_SEL_MANAUAL_MODE_P10_MASK                                             (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_SEL_MANAUAL_MODE_P10_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_MANAUAL_MASTER_P10_OFFSET                                             (8)
  #define RTL8389_PORT_10_11_PHY_CONTROL_MANAUAL_MASTER_P10_MASK                                               (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_MANAUAL_MASTER_P10_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_ASY_PAUSE_P10_OFFSET                                               (7)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_ASY_PAUSE_P10_MASK                                                 (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_ASY_PAUSE_P10_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_PAUSE_P10_OFFSET                                                   (6)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_PAUSE_P10_MASK                                                     (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_PAUSE_P10_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_SPD_P10_OFFSET                                                        (4)
  #define RTL8389_PORT_10_11_PHY_CONTROL_SPD_P10_MASK                                                          (0x3 << RTL8389_PORT_10_11_PHY_CONTROL_SPD_P10_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_DUP_P10_OFFSET                                                        (3)
  #define RTL8389_PORT_10_11_PHY_CONTROL_DUP_P10_MASK                                                          (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_DUP_P10_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_PHY_NWAY_P10_OFFSET                                                (2)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_PHY_NWAY_P10_MASK                                                  (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_PHY_NWAY_P10_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_FORCE_LINK_P10_OFFSET                                              (1)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_FORCE_LINK_P10_MASK                                                (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_FORCE_LINK_P10_OFFSET)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_MAC_FORCE_P10_OFFSET                                               (0)
  #define RTL8389_PORT_10_11_PHY_CONTROL_EN_MAC_FORCE_P10_MASK                                                 (0x1 << RTL8389_PORT_10_11_PHY_CONTROL_EN_MAC_FORCE_P10_OFFSET)

#define RTL8389_PORT_12_13_PHY_CONTROL_ADDR                                                                    (0x1D70)
  #define RTL8389_PORT_12_13_PHY_CONTROL_TEST_MODE_P13_OFFSET                                                  (26)
  #define RTL8389_PORT_12_13_PHY_CONTROL_TEST_MODE_P13_MASK                                                    (0x7 << RTL8389_PORT_12_13_PHY_CONTROL_TEST_MODE_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_SEL_MANAUAL_MODE_P13_OFFSET                                           (25)
  #define RTL8389_PORT_12_13_PHY_CONTROL_SEL_MANAUAL_MODE_P13_MASK                                             (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_SEL_MANAUAL_MODE_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_MANAUAL_MASTER_P13_OFFSET                                             (24)
  #define RTL8389_PORT_12_13_PHY_CONTROL_MANAUAL_MASTER_P13_MASK                                               (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_MANAUAL_MASTER_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_ASY_PAUSE_P13_OFFSET                                               (23)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_ASY_PAUSE_P13_MASK                                                 (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_ASY_PAUSE_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_PAUSE_P13_OFFSET                                                   (22)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_PAUSE_P13_MASK                                                     (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_PAUSE_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_SPD_P13_OFFSET                                                        (20)
  #define RTL8389_PORT_12_13_PHY_CONTROL_SPD_P13_MASK                                                          (0x3 << RTL8389_PORT_12_13_PHY_CONTROL_SPD_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_DUP_P13_OFFSET                                                        (19)
  #define RTL8389_PORT_12_13_PHY_CONTROL_DUP_P13_MASK                                                          (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_DUP_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_PHY_NWAY_P13_OFFSET                                                (18)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_PHY_NWAY_P13_MASK                                                  (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_PHY_NWAY_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_FORCE_LINK_P13_OFFSET                                              (17)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_FORCE_LINK_P13_MASK                                                (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_FORCE_LINK_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_MAC_FORCE_P13_OFFSET                                               (16)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_MAC_FORCE_P13_MASK                                                 (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_MAC_FORCE_P13_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_TEST_MODE_P12_OFFSET                                                  (10)
  #define RTL8389_PORT_12_13_PHY_CONTROL_TEST_MODE_P12_MASK                                                    (0x7 << RTL8389_PORT_12_13_PHY_CONTROL_TEST_MODE_P12_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_SEL_MANAUAL_MODE_P12_OFFSET                                           (9)
  #define RTL8389_PORT_12_13_PHY_CONTROL_SEL_MANAUAL_MODE_P12_MASK                                             (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_SEL_MANAUAL_MODE_P12_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_MANAUAL_MASTER_P12_OFFSET                                             (8)
  #define RTL8389_PORT_12_13_PHY_CONTROL_MANAUAL_MASTER_P12_MASK                                               (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_MANAUAL_MASTER_P12_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_ASY_PAUSE_P12_OFFSET                                               (7)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_ASY_PAUSE_P12_MASK                                                 (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_ASY_PAUSE_P12_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_PAUSE_P12_OFFSET                                                   (6)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_PAUSE_P12_MASK                                                     (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_PAUSE_P12_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_SPD_P12_OFFSET                                                        (4)
  #define RTL8389_PORT_12_13_PHY_CONTROL_SPD_P12_MASK                                                          (0x3 << RTL8389_PORT_12_13_PHY_CONTROL_SPD_P12_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_DUP_P12_OFFSET                                                        (3)
  #define RTL8389_PORT_12_13_PHY_CONTROL_DUP_P12_MASK                                                          (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_DUP_P12_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_PHY_NWAY_P12_OFFSET                                                (2)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_PHY_NWAY_P12_MASK                                                  (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_PHY_NWAY_P12_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_FORCE_LINK_P12_OFFSET                                              (1)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_FORCE_LINK_P12_MASK                                                (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_FORCE_LINK_P12_OFFSET)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_MAC_FORCE_P12_OFFSET                                               (0)
  #define RTL8389_PORT_12_13_PHY_CONTROL_EN_MAC_FORCE_P12_MASK                                                 (0x1 << RTL8389_PORT_12_13_PHY_CONTROL_EN_MAC_FORCE_P12_OFFSET)

#define RTL8389_PORT_14_15_PHY_CONTROL_ADDR                                                                    (0x1D74)
  #define RTL8389_PORT_14_15_PHY_CONTROL_TEST_MODE_P15_OFFSET                                                  (26)
  #define RTL8389_PORT_14_15_PHY_CONTROL_TEST_MODE_P15_MASK                                                    (0x7 << RTL8389_PORT_14_15_PHY_CONTROL_TEST_MODE_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_SEL_MANAUAL_MODE_P15_OFFSET                                           (25)
  #define RTL8389_PORT_14_15_PHY_CONTROL_SEL_MANAUAL_MODE_P15_MASK                                             (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_SEL_MANAUAL_MODE_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_MANAUAL_MASTER_P15_OFFSET                                             (24)
  #define RTL8389_PORT_14_15_PHY_CONTROL_MANAUAL_MASTER_P15_MASK                                               (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_MANAUAL_MASTER_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_ASY_PAUSE_P15_OFFSET                                               (23)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_ASY_PAUSE_P15_MASK                                                 (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_ASY_PAUSE_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_PAUSE_P15_OFFSET                                                   (22)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_PAUSE_P15_MASK                                                     (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_PAUSE_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_SPD_P15_OFFSET                                                        (20)
  #define RTL8389_PORT_14_15_PHY_CONTROL_SPD_P15_MASK                                                          (0x3 << RTL8389_PORT_14_15_PHY_CONTROL_SPD_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_DUP_P15_OFFSET                                                        (19)
  #define RTL8389_PORT_14_15_PHY_CONTROL_DUP_P15_MASK                                                          (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_DUP_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_PHY_NWAY_P15_OFFSET                                                (18)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_PHY_NWAY_P15_MASK                                                  (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_PHY_NWAY_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_FORCE_LINK_P15_OFFSET                                              (17)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_FORCE_LINK_P15_MASK                                                (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_FORCE_LINK_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_MAC_FORCE_P15_OFFSET                                               (16)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_MAC_FORCE_P15_MASK                                                 (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_MAC_FORCE_P15_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_TEST_MODE_P14_OFFSET                                                  (10)
  #define RTL8389_PORT_14_15_PHY_CONTROL_TEST_MODE_P14_MASK                                                    (0x7 << RTL8389_PORT_14_15_PHY_CONTROL_TEST_MODE_P14_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_SEL_MANAUAL_MODE_P14_OFFSET                                           (9)
  #define RTL8389_PORT_14_15_PHY_CONTROL_SEL_MANAUAL_MODE_P14_MASK                                             (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_SEL_MANAUAL_MODE_P14_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_MANAUAL_MASTER_P14_OFFSET                                             (8)
  #define RTL8389_PORT_14_15_PHY_CONTROL_MANAUAL_MASTER_P14_MASK                                               (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_MANAUAL_MASTER_P14_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_ASY_PAUSE_P14_OFFSET                                               (7)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_ASY_PAUSE_P14_MASK                                                 (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_ASY_PAUSE_P14_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_PAUSE_P14_OFFSET                                                   (6)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_PAUSE_P14_MASK                                                     (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_PAUSE_P14_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_SPD_P14_OFFSET                                                        (4)
  #define RTL8389_PORT_14_15_PHY_CONTROL_SPD_P14_MASK                                                          (0x3 << RTL8389_PORT_14_15_PHY_CONTROL_SPD_P14_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_DUP_P14_OFFSET                                                        (3)
  #define RTL8389_PORT_14_15_PHY_CONTROL_DUP_P14_MASK                                                          (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_DUP_P14_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_PHY_NWAY_P14_OFFSET                                                (2)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_PHY_NWAY_P14_MASK                                                  (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_PHY_NWAY_P14_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_FORCE_LINK_P14_OFFSET                                              (1)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_FORCE_LINK_P14_MASK                                                (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_FORCE_LINK_P14_OFFSET)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_MAC_FORCE_P14_OFFSET                                               (0)
  #define RTL8389_PORT_14_15_PHY_CONTROL_EN_MAC_FORCE_P14_MASK                                                 (0x1 << RTL8389_PORT_14_15_PHY_CONTROL_EN_MAC_FORCE_P14_OFFSET)

#define RTL8389_PORT_16_17_PHY_CONTROL_ADDR                                                                    (0x1D78)
  #define RTL8389_PORT_16_17_PHY_CONTROL_TEST_MODE_P17_OFFSET                                                  (26)
  #define RTL8389_PORT_16_17_PHY_CONTROL_TEST_MODE_P17_MASK                                                    (0x7 << RTL8389_PORT_16_17_PHY_CONTROL_TEST_MODE_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_SEL_MANAUAL_MODE_P17_OFFSET                                           (25)
  #define RTL8389_PORT_16_17_PHY_CONTROL_SEL_MANAUAL_MODE_P17_MASK                                             (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_SEL_MANAUAL_MODE_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_MANAUAL_MASTER_P17_OFFSET                                             (24)
  #define RTL8389_PORT_16_17_PHY_CONTROL_MANAUAL_MASTER_P17_MASK                                               (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_MANAUAL_MASTER_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_ASY_PAUSE_P17_OFFSET                                               (23)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_ASY_PAUSE_P17_MASK                                                 (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_ASY_PAUSE_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_PAUSE_P17_OFFSET                                                   (22)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_PAUSE_P17_MASK                                                     (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_PAUSE_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_SPD_P17_OFFSET                                                        (20)
  #define RTL8389_PORT_16_17_PHY_CONTROL_SPD_P17_MASK                                                          (0x3 << RTL8389_PORT_16_17_PHY_CONTROL_SPD_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_DUP_P17_OFFSET                                                        (19)
  #define RTL8389_PORT_16_17_PHY_CONTROL_DUP_P17_MASK                                                          (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_DUP_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_PHY_NWAY_P17_OFFSET                                                (18)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_PHY_NWAY_P17_MASK                                                  (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_PHY_NWAY_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_FORCE_LINK_P17_OFFSET                                              (17)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_FORCE_LINK_P17_MASK                                                (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_FORCE_LINK_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_MAC_FORCE_P17_OFFSET                                               (16)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_MAC_FORCE_P17_MASK                                                 (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_MAC_FORCE_P17_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_TEST_MODE_P16_OFFSET                                                  (10)
  #define RTL8389_PORT_16_17_PHY_CONTROL_TEST_MODE_P16_MASK                                                    (0x7 << RTL8389_PORT_16_17_PHY_CONTROL_TEST_MODE_P16_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_SEL_MANAUAL_MODE_P16_OFFSET                                           (9)
  #define RTL8389_PORT_16_17_PHY_CONTROL_SEL_MANAUAL_MODE_P16_MASK                                             (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_SEL_MANAUAL_MODE_P16_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_MANAUAL_MASTER_P16_OFFSET                                             (8)
  #define RTL8389_PORT_16_17_PHY_CONTROL_MANAUAL_MASTER_P16_MASK                                               (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_MANAUAL_MASTER_P16_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_ASY_PAUSE_P16_OFFSET                                               (7)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_ASY_PAUSE_P16_MASK                                                 (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_ASY_PAUSE_P16_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_PAUSE_P16_OFFSET                                                   (6)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_PAUSE_P16_MASK                                                     (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_PAUSE_P16_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_SPD_P16_OFFSET                                                        (4)
  #define RTL8389_PORT_16_17_PHY_CONTROL_SPD_P16_MASK                                                          (0x3 << RTL8389_PORT_16_17_PHY_CONTROL_SPD_P16_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_DUP_P16_OFFSET                                                        (3)
  #define RTL8389_PORT_16_17_PHY_CONTROL_DUP_P16_MASK                                                          (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_DUP_P16_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_PHY_NWAY_P16_OFFSET                                                (2)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_PHY_NWAY_P16_MASK                                                  (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_PHY_NWAY_P16_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_FORCE_LINK_P16_OFFSET                                              (1)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_FORCE_LINK_P16_MASK                                                (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_FORCE_LINK_P16_OFFSET)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_MAC_FORCE_P16_OFFSET                                               (0)
  #define RTL8389_PORT_16_17_PHY_CONTROL_EN_MAC_FORCE_P16_MASK                                                 (0x1 << RTL8389_PORT_16_17_PHY_CONTROL_EN_MAC_FORCE_P16_OFFSET)

#define RTL8389_PORT_18_19_PHY_CONTROL_ADDR                                                                    (0x1D7C)
  #define RTL8389_PORT_18_19_PHY_CONTROL_TEST_MODE_P19_OFFSET                                                  (26)
  #define RTL8389_PORT_18_19_PHY_CONTROL_TEST_MODE_P19_MASK                                                    (0x7 << RTL8389_PORT_18_19_PHY_CONTROL_TEST_MODE_P19_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_SEL_MANAUAL_MODE_P19_OFFSET                                           (25)
  #define RTL8389_PORT_18_19_PHY_CONTROL_SEL_MANAUAL_MODE_P19_MASK                                             (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_SEL_MANAUAL_MODE_P19_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_MANAUAL_MASTER_P19_OFFSET                                             (24)
  #define RTL8389_PORT_18_19_PHY_CONTROL_MANAUAL_MASTER_P19_MASK                                               (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_MANAUAL_MASTER_P19_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_ASY_PAUSE_P19_OFFSET                                               (23)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_ASY_PAUSE_P19_MASK                                                 (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_ASY_PAUSE_P19_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_PAUSE_P19_OFFSET                                                   (22)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_PAUSE_P19_MASK                                                     (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_PAUSE_P19_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_SPD_P19_OFFSET                                                        (20)
  #define RTL8389_PORT_18_19_PHY_CONTROL_SPD_P19_MASK                                                          (0x3 << RTL8389_PORT_18_19_PHY_CONTROL_SPD_P19_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_DUP_P19_OFFSET                                                        (19)
  #define RTL8389_PORT_18_19_PHY_CONTROL_DUP_P19_MASK                                                          (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_DUP_P19_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_PHY_NWAY_P19_OFFSET                                                (18)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_PHY_NWAY_P19_MASK                                                  (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_PHY_NWAY_P19_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_FORCE_LINK_P19_OFFSET                                              (17)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_FORCE_LINK_P19_MASK                                                (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_FORCE_LINK_P19_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_MAC_FORCE_P10_OFFSET                                               (16)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_MAC_FORCE_P10_MASK                                                 (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_MAC_FORCE_P10_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_TEST_MODE_P18_OFFSET                                                  (10)
  #define RTL8389_PORT_18_19_PHY_CONTROL_TEST_MODE_P18_MASK                                                    (0x7 << RTL8389_PORT_18_19_PHY_CONTROL_TEST_MODE_P18_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_SEL_MANAUAL_MODE_P18_OFFSET                                           (9)
  #define RTL8389_PORT_18_19_PHY_CONTROL_SEL_MANAUAL_MODE_P18_MASK                                             (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_SEL_MANAUAL_MODE_P18_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_MANAUAL_MASTER_P18_OFFSET                                             (8)
  #define RTL8389_PORT_18_19_PHY_CONTROL_MANAUAL_MASTER_P18_MASK                                               (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_MANAUAL_MASTER_P18_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_ASY_PAUSE_P18_OFFSET                                               (7)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_ASY_PAUSE_P18_MASK                                                 (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_ASY_PAUSE_P18_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_PAUSE_P18_OFFSET                                                   (6)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_PAUSE_P18_MASK                                                     (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_PAUSE_P18_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_SPD_P18_OFFSET                                                        (4)
  #define RTL8389_PORT_18_19_PHY_CONTROL_SPD_P18_MASK                                                          (0x3 << RTL8389_PORT_18_19_PHY_CONTROL_SPD_P18_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_DUP_P18_OFFSET                                                        (3)
  #define RTL8389_PORT_18_19_PHY_CONTROL_DUP_P18_MASK                                                          (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_DUP_P18_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_PHY_NWAY_P18_OFFSET                                                (2)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_PHY_NWAY_P18_MASK                                                  (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_PHY_NWAY_P18_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_FORCE_LINK_P18_OFFSET                                              (1)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_FORCE_LINK_P18_MASK                                                (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_FORCE_LINK_P18_OFFSET)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_MAC_FORCE_P18_OFFSET                                               (0)
  #define RTL8389_PORT_18_19_PHY_CONTROL_EN_MAC_FORCE_P18_MASK                                                 (0x1 << RTL8389_PORT_18_19_PHY_CONTROL_EN_MAC_FORCE_P18_OFFSET)

#define RTL8389_PORT_20_21_PHY_CONTROL_ADDR                                                                    (0x1D80)
  #define RTL8389_PORT_20_21_PHY_CONTROL_TEST_MODE_P21_OFFSET                                                  (26)
  #define RTL8389_PORT_20_21_PHY_CONTROL_TEST_MODE_P21_MASK                                                    (0x7 << RTL8389_PORT_20_21_PHY_CONTROL_TEST_MODE_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_SEL_MANAUAL_MODE_P21_OFFSET                                           (25)
  #define RTL8389_PORT_20_21_PHY_CONTROL_SEL_MANAUAL_MODE_P21_MASK                                             (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_SEL_MANAUAL_MODE_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_MANAUAL_MASTER_P21_OFFSET                                             (24)
  #define RTL8389_PORT_20_21_PHY_CONTROL_MANAUAL_MASTER_P21_MASK                                               (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_MANAUAL_MASTER_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_ASY_PAUSE_P21_OFFSET                                               (23)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_ASY_PAUSE_P21_MASK                                                 (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_ASY_PAUSE_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_PAUSE_P21_OFFSET                                                   (22)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_PAUSE_P21_MASK                                                     (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_PAUSE_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_SPD_P21_OFFSET                                                        (20)
  #define RTL8389_PORT_20_21_PHY_CONTROL_SPD_P21_MASK                                                          (0x3 << RTL8389_PORT_20_21_PHY_CONTROL_SPD_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_DUP_P21_OFFSET                                                        (19)
  #define RTL8389_PORT_20_21_PHY_CONTROL_DUP_P21_MASK                                                          (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_DUP_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_PHY_NWAY_P21_OFFSET                                                (18)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_PHY_NWAY_P21_MASK                                                  (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_PHY_NWAY_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_FORCE_LINK_P21_OFFSET                                              (17)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_FORCE_LINK_P21_MASK                                                (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_FORCE_LINK_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_MAC_FORCE_P21_OFFSET                                               (16)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_MAC_FORCE_P21_MASK                                                 (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_MAC_FORCE_P21_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_TEST_MODE_P20_OFFSET                                                  (10)
  #define RTL8389_PORT_20_21_PHY_CONTROL_TEST_MODE_P20_MASK                                                    (0x7 << RTL8389_PORT_20_21_PHY_CONTROL_TEST_MODE_P20_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_SEL_MANAUAL_MODE_P20_OFFSET                                           (9)
  #define RTL8389_PORT_20_21_PHY_CONTROL_SEL_MANAUAL_MODE_P20_MASK                                             (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_SEL_MANAUAL_MODE_P20_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_MANAUAL_MASTER_P20_OFFSET                                             (8)
  #define RTL8389_PORT_20_21_PHY_CONTROL_MANAUAL_MASTER_P20_MASK                                               (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_MANAUAL_MASTER_P20_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_ASY_PAUSE_P20_OFFSET                                               (7)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_ASY_PAUSE_P20_MASK                                                 (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_ASY_PAUSE_P20_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_PAUSE_P20_OFFSET                                                   (6)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_PAUSE_P20_MASK                                                     (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_PAUSE_P20_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_SPD_P20_OFFSET                                                        (4)
  #define RTL8389_PORT_20_21_PHY_CONTROL_SPD_P20_MASK                                                          (0x3 << RTL8389_PORT_20_21_PHY_CONTROL_SPD_P20_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_DUP_P20_OFFSET                                                        (3)
  #define RTL8389_PORT_20_21_PHY_CONTROL_DUP_P20_MASK                                                          (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_DUP_P20_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_PHY_NWAY_P20_OFFSET                                                (2)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_PHY_NWAY_P20_MASK                                                  (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_PHY_NWAY_P20_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_FORCE_LINK_P20_OFFSET                                              (1)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_FORCE_LINK_P20_MASK                                                (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_FORCE_LINK_P20_OFFSET)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_MAC_FORCE_P20_OFFSET                                               (0)
  #define RTL8389_PORT_20_21_PHY_CONTROL_EN_MAC_FORCE_P20_MASK                                                 (0x1 << RTL8389_PORT_20_21_PHY_CONTROL_EN_MAC_FORCE_P20_OFFSET)

#define RTL8389_PORT_22_23_PHY_CONTROL_ADDR                                                                    (0x1D84)
  #define RTL8389_PORT_22_23_PHY_CONTROL_TEST_MODE_P23_OFFSET                                                  (26)
  #define RTL8389_PORT_22_23_PHY_CONTROL_TEST_MODE_P23_MASK                                                    (0x7 << RTL8389_PORT_22_23_PHY_CONTROL_TEST_MODE_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_SEL_MANAUAL_MODE_P23_OFFSET                                           (25)
  #define RTL8389_PORT_22_23_PHY_CONTROL_SEL_MANAUAL_MODE_P23_MASK                                             (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_SEL_MANAUAL_MODE_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_MANAUAL_MASTER_P23_OFFSET                                             (24)
  #define RTL8389_PORT_22_23_PHY_CONTROL_MANAUAL_MASTER_P23_MASK                                               (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_MANAUAL_MASTER_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_ASY_PAUSE_P23_OFFSET                                               (23)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_ASY_PAUSE_P23_MASK                                                 (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_ASY_PAUSE_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_PAUSE_P23_OFFSET                                                   (22)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_PAUSE_P23_MASK                                                     (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_PAUSE_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_SPD_P23_OFFSET                                                        (20)
  #define RTL8389_PORT_22_23_PHY_CONTROL_SPD_P23_MASK                                                          (0x3 << RTL8389_PORT_22_23_PHY_CONTROL_SPD_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_DUP_P23_OFFSET                                                        (19)
  #define RTL8389_PORT_22_23_PHY_CONTROL_DUP_P23_MASK                                                          (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_DUP_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_PHY_NWAY_P23_OFFSET                                                (18)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_PHY_NWAY_P23_MASK                                                  (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_PHY_NWAY_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_FORCE_LINK_P23_OFFSET                                              (17)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_FORCE_LINK_P23_MASK                                                (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_FORCE_LINK_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_MAC_FORCE_P23_OFFSET                                               (16)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_MAC_FORCE_P23_MASK                                                 (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_MAC_FORCE_P23_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_TEST_MODE_P22_OFFSET                                                  (10)
  #define RTL8389_PORT_22_23_PHY_CONTROL_TEST_MODE_P22_MASK                                                    (0x7 << RTL8389_PORT_22_23_PHY_CONTROL_TEST_MODE_P22_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_SEL_MANAUAL_MODE_P22_OFFSET                                           (9)
  #define RTL8389_PORT_22_23_PHY_CONTROL_SEL_MANAUAL_MODE_P22_MASK                                             (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_SEL_MANAUAL_MODE_P22_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_MANAUAL_MASTER_P22_OFFSET                                             (8)
  #define RTL8389_PORT_22_23_PHY_CONTROL_MANAUAL_MASTER_P22_MASK                                               (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_MANAUAL_MASTER_P22_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_ASY_PAUSE_P22_OFFSET                                               (7)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_ASY_PAUSE_P22_MASK                                                 (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_ASY_PAUSE_P22_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_PAUSE_P22_OFFSET                                                   (6)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_PAUSE_P22_MASK                                                     (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_PAUSE_P22_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_SPD_P22_OFFSET                                                        (4)
  #define RTL8389_PORT_22_23_PHY_CONTROL_SPD_P22_MASK                                                          (0x3 << RTL8389_PORT_22_23_PHY_CONTROL_SPD_P22_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_DUP_P22_OFFSET                                                        (3)
  #define RTL8389_PORT_22_23_PHY_CONTROL_DUP_P22_MASK                                                          (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_DUP_P22_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_PHY_NWAY_P22_OFFSET                                                (2)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_PHY_NWAY_P22_MASK                                                  (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_PHY_NWAY_P22_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_FORCE_LINK_P22_OFFSET                                              (1)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_FORCE_LINK_P22_MASK                                                (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_FORCE_LINK_P22_OFFSET)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_MAC_FORCE_P22_OFFSET                                               (0)
  #define RTL8389_PORT_22_23_PHY_CONTROL_EN_MAC_FORCE_P22_MASK                                                 (0x1 << RTL8389_PORT_22_23_PHY_CONTROL_EN_MAC_FORCE_P22_OFFSET)

#define RTL8389_PORT_24_25_PHY_CONTROL_ADDR                                                                    (0x1D88)
  #define RTL8389_PORT_24_25_PHY_CONTROL_TEST_MODE_P25_OFFSET                                                  (26)
  #define RTL8389_PORT_24_25_PHY_CONTROL_TEST_MODE_P25_MASK                                                    (0x7 << RTL8389_PORT_24_25_PHY_CONTROL_TEST_MODE_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_SEL_MANAUAL_MODE_P25_OFFSET                                           (25)
  #define RTL8389_PORT_24_25_PHY_CONTROL_SEL_MANAUAL_MODE_P25_MASK                                             (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_SEL_MANAUAL_MODE_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_MANAUAL_MASTER_P25_OFFSET                                             (24)
  #define RTL8389_PORT_24_25_PHY_CONTROL_MANAUAL_MASTER_P25_MASK                                               (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_MANAUAL_MASTER_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_ASY_PAUSE_P25_OFFSET                                               (23)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_ASY_PAUSE_P25_MASK                                                 (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_ASY_PAUSE_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_PAUSE_P25_OFFSET                                                   (22)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_PAUSE_P25_MASK                                                     (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_PAUSE_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_SPD_P25_OFFSET                                                        (20)
  #define RTL8389_PORT_24_25_PHY_CONTROL_SPD_P25_MASK                                                          (0x3 << RTL8389_PORT_24_25_PHY_CONTROL_SPD_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_DUP_P25_OFFSET                                                        (19)
  #define RTL8389_PORT_24_25_PHY_CONTROL_DUP_P25_MASK                                                          (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_DUP_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_PHY_NWAY_P25_OFFSET                                                (18)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_PHY_NWAY_P25_MASK                                                  (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_PHY_NWAY_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_FORCE_LINK_P25_OFFSET                                              (17)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_FORCE_LINK_P25_MASK                                                (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_FORCE_LINK_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_MAC_FORCE_P25_OFFSET                                               (16)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_MAC_FORCE_P25_MASK                                                 (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_MAC_FORCE_P25_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_TEST_MODE_P24_OFFSET                                                  (10)
  #define RTL8389_PORT_24_25_PHY_CONTROL_TEST_MODE_P24_MASK                                                    (0x7 << RTL8389_PORT_24_25_PHY_CONTROL_TEST_MODE_P24_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_SEL_MANAUAL_MODE_P24_OFFSET                                           (9)
  #define RTL8389_PORT_24_25_PHY_CONTROL_SEL_MANAUAL_MODE_P24_MASK                                             (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_SEL_MANAUAL_MODE_P24_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_MANAUAL_MASTER_P24_OFFSET                                             (8)
  #define RTL8389_PORT_24_25_PHY_CONTROL_MANAUAL_MASTER_P24_MASK                                               (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_MANAUAL_MASTER_P24_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_ASY_PAUSE_P24_OFFSET                                               (7)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_ASY_PAUSE_P24_MASK                                                 (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_ASY_PAUSE_P24_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_PAUSE_P24_OFFSET                                                   (6)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_PAUSE_P24_MASK                                                     (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_PAUSE_P24_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_SPD_P24_OFFSET                                                        (4)
  #define RTL8389_PORT_24_25_PHY_CONTROL_SPD_P24_MASK                                                          (0x3 << RTL8389_PORT_24_25_PHY_CONTROL_SPD_P24_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_DUP_P24_OFFSET                                                        (3)
  #define RTL8389_PORT_24_25_PHY_CONTROL_DUP_P24_MASK                                                          (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_DUP_P24_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_PHY_NWAY_P24_OFFSET                                                (2)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_PHY_NWAY_P24_MASK                                                  (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_PHY_NWAY_P24_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_FORCE_LINK_P24_OFFSET                                              (1)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_FORCE_LINK_P24_MASK                                                (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_FORCE_LINK_P24_OFFSET)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_MAC_FORCE_P24_OFFSET                                               (0)
  #define RTL8389_PORT_24_25_PHY_CONTROL_EN_MAC_FORCE_P24_MASK                                                 (0x1 << RTL8389_PORT_24_25_PHY_CONTROL_EN_MAC_FORCE_P24_OFFSET)

#define RTL8389_PORT_26_27_PHY_CONTROL_ADDR                                                                    (0x1D8C)
  #define RTL8389_PORT_26_27_PHY_CONTROL_TEST_MODE_P27_OFFSET                                                  (26)
  #define RTL8389_PORT_26_27_PHY_CONTROL_TEST_MODE_P27_MASK                                                    (0x7 << RTL8389_PORT_26_27_PHY_CONTROL_TEST_MODE_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_SEL_MANAUAL_MODE_P27_OFFSET                                           (25)
  #define RTL8389_PORT_26_27_PHY_CONTROL_SEL_MANAUAL_MODE_P27_MASK                                             (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_SEL_MANAUAL_MODE_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_MANAUAL_MASTER_P27_OFFSET                                             (24)
  #define RTL8389_PORT_26_27_PHY_CONTROL_MANAUAL_MASTER_P27_MASK                                               (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_MANAUAL_MASTER_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_ASY_PAUSE_P27_OFFSET                                               (23)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_ASY_PAUSE_P27_MASK                                                 (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_ASY_PAUSE_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_PAUSE_P27_OFFSET                                                   (22)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_PAUSE_P27_MASK                                                     (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_PAUSE_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_SPD_P27_OFFSET                                                        (20)
  #define RTL8389_PORT_26_27_PHY_CONTROL_SPD_P27_MASK                                                          (0x3 << RTL8389_PORT_26_27_PHY_CONTROL_SPD_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_DUP_P27_OFFSET                                                        (19)
  #define RTL8389_PORT_26_27_PHY_CONTROL_DUP_P27_MASK                                                          (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_DUP_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_PHY_NWAY_P27_OFFSET                                                (18)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_PHY_NWAY_P27_MASK                                                  (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_PHY_NWAY_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_FORCE_LINK_P27_OFFSET                                              (17)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_FORCE_LINK_P27_MASK                                                (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_FORCE_LINK_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_MAC_FORCE_P27_OFFSET                                               (16)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_MAC_FORCE_P27_MASK                                                 (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_MAC_FORCE_P27_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_TEST_MODE_P26_OFFSET                                                  (10)
  #define RTL8389_PORT_26_27_PHY_CONTROL_TEST_MODE_P26_MASK                                                    (0x7 << RTL8389_PORT_26_27_PHY_CONTROL_TEST_MODE_P26_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_SEL_MANAUAL_MODE_P26_OFFSET                                           (9)
  #define RTL8389_PORT_26_27_PHY_CONTROL_SEL_MANAUAL_MODE_P26_MASK                                             (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_SEL_MANAUAL_MODE_P26_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_MANAUAL_MASTER_P26_OFFSET                                             (8)
  #define RTL8389_PORT_26_27_PHY_CONTROL_MANAUAL_MASTER_P26_MASK                                               (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_MANAUAL_MASTER_P26_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_ASY_PAUSE_P26_OFFSET                                               (7)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_ASY_PAUSE_P26_MASK                                                 (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_ASY_PAUSE_P26_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_PAUSE_P26_OFFSET                                                   (6)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_PAUSE_P26_MASK                                                     (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_PAUSE_P26_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_SPD_P26_OFFSET                                                        (4)
  #define RTL8389_PORT_26_27_PHY_CONTROL_SPD_P26_MASK                                                          (0x3 << RTL8389_PORT_26_27_PHY_CONTROL_SPD_P26_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_DUP_P26_OFFSET                                                        (3)
  #define RTL8389_PORT_26_27_PHY_CONTROL_DUP_P26_MASK                                                          (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_DUP_P26_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_PHY_NWAY_P26_OFFSET                                                (2)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_PHY_NWAY_P26_MASK                                                  (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_PHY_NWAY_P26_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_FORCE_LINK_P26_OFFSET                                              (1)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_FORCE_LINK_P26_MASK                                                (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_FORCE_LINK_P26_OFFSET)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_MAC_FORCE_P26_OFFSET                                               (0)
  #define RTL8389_PORT_26_27_PHY_CONTROL_EN_MAC_FORCE_P26_MASK                                                 (0x1 << RTL8389_PORT_26_27_PHY_CONTROL_EN_MAC_FORCE_P26_OFFSET)

#define RTL8389_PORT_28_PHY_CONTROL_ADDR                                                                       (0x1D90)
  #define RTL8389_PORT_28_PHY_CONTROL_TEST_MODE_P28_OFFSET                                                     (10)
  #define RTL8389_PORT_28_PHY_CONTROL_TEST_MODE_P28_MASK                                                       (0x7 << RTL8389_PORT_28_PHY_CONTROL_TEST_MODE_P28_OFFSET)
  #define RTL8389_PORT_28_PHY_CONTROL_SEL_MANAUAL_MODE_P28_OFFSET                                              (9)
  #define RTL8389_PORT_28_PHY_CONTROL_SEL_MANAUAL_MODE_P28_MASK                                                (0x1 << RTL8389_PORT_28_PHY_CONTROL_SEL_MANAUAL_MODE_P28_OFFSET)
  #define RTL8389_PORT_28_PHY_CONTROL_MANAUAL_MASTER_P28_OFFSET                                                (8)
  #define RTL8389_PORT_28_PHY_CONTROL_MANAUAL_MASTER_P28_MASK                                                  (0x1 << RTL8389_PORT_28_PHY_CONTROL_MANAUAL_MASTER_P28_OFFSET)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_ASY_PAUSE_P28_OFFSET                                                  (7)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_ASY_PAUSE_P28_MASK                                                    (0x1 << RTL8389_PORT_28_PHY_CONTROL_EN_ASY_PAUSE_P28_OFFSET)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_PAUSE_P28_OFFSET                                                      (6)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_PAUSE_P28_MASK                                                        (0x1 << RTL8389_PORT_28_PHY_CONTROL_EN_PAUSE_P28_OFFSET)
  #define RTL8389_PORT_28_PHY_CONTROL_SPD_P28_OFFSET                                                           (4)
  #define RTL8389_PORT_28_PHY_CONTROL_SPD_P28_MASK                                                             (0x3 << RTL8389_PORT_28_PHY_CONTROL_SPD_P28_OFFSET)
  #define RTL8389_PORT_28_PHY_CONTROL_DUP_P28_OFFSET                                                           (3)
  #define RTL8389_PORT_28_PHY_CONTROL_DUP_P28_MASK                                                             (0x1 << RTL8389_PORT_28_PHY_CONTROL_DUP_P28_OFFSET)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_PHY_NWAY_P28_OFFSET                                                   (2)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_PHY_NWAY_P28_MASK                                                     (0x1 << RTL8389_PORT_28_PHY_CONTROL_EN_PHY_NWAY_P28_OFFSET)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_FORCE_LINK_P28_OFFSET                                                 (1)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_FORCE_LINK_P28_MASK                                                   (0x1 << RTL8389_PORT_28_PHY_CONTROL_EN_FORCE_LINK_P28_OFFSET)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_MAC_FORCE_P28_OFFSET                                                  (0)
  #define RTL8389_PORT_28_PHY_CONTROL_EN_MAC_FORCE_P28_MASK                                                    (0x1 << RTL8389_PORT_28_PHY_CONTROL_EN_MAC_FORCE_P28_OFFSET)

#define RTL8389_PAIR_0_1_SERDES_CONTROL_ADDR                                                                   (0x1D94)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_COM_LLB_S1_OFFSET                                                 (30)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_COM_LLB_S1_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_COM_LLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_RLB_S1_OFFSET                                                 (29)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_RLB_S1_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_RLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_RLB_S1_OFFSET                                                 (28)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_RLB_S1_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_RLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_LLB_S1_OFFSET                                                 (27)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_LLB_S1_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_LLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_LLB_S1_OFFSET                                                 (26)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_LLB_S1_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_LLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_RX_POL_S1_OFFSET                                                 (25)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_RX_POL_S1_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_RX_POL_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_TX_POL_S1_OFFSET                                                 (24)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_TX_POL_S1_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_TX_POL_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGRX_S1_OFFSET                                                  (23)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGRX_S1_MASK                                                    (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGRX_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGTX_S1_OFFSET                                                  (22)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGTX_S1_MASK                                                    (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGTX_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PREAMP_S1_OFFSET                                                  (21)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PREAMP_S1_MASK                                                    (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PREAMP_S1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_AUTO_POLARITY1_OFFSET                                             (18)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_AUTO_POLARITY1_MASK                                               (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_AUTO_POLARITY1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_SERDES1_OFFSET                                                    (16)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_SERDES1_MASK                                                      (0x3 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_SERDES1_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_COM_LLB_S0_OFFSET                                                 (14)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_COM_LLB_S0_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_COM_LLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_RLB_S0_OFFSET                                                 (13)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_RLB_S0_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_RLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_RLB_S0_OFFSET                                                 (12)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_RLB_S0_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_RLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_LLB_S0_OFFSET                                                 (11)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_LLB_S0_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_ANA_LLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_LLB_S0_OFFSET                                                 (10)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_LLB_S0_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PCS_LLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_RX_POL_S0_OFFSET                                                 (9)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_RX_POL_S0_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_RX_POL_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_TX_POL_S0_OFFSET                                                 (8)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_TX_POL_S0_MASK                                                   (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_SEL_TX_POL_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGRX_S0_OFFSET                                                  (7)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGRX_S0_MASK                                                    (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGRX_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGTX_S0_OFFSET                                                  (6)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGTX_S0_MASK                                                    (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_AUTONEGTX_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PREAMP_S0_OFFSET                                                  (5)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PREAMP_S0_MASK                                                    (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_PREAMP_S0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_AUTO_POLARITY0_OFFSET                                             (2)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_AUTO_POLARITY0_MASK                                               (0x1 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_AUTO_POLARITY0_OFFSET)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_SERDES0_OFFSET                                                    (0)
  #define RTL8389_PAIR_0_1_SERDES_CONTROL_EN_SERDES0_MASK                                                      (0x3 << RTL8389_PAIR_0_1_SERDES_CONTROL_EN_SERDES0_OFFSET)

#define RTL8389_PAIR_2_3_SERDES_CONTROL_ADDR                                                                   (0x1D98)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_COM_LLB_S3_OFFSET                                                 (30)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_COM_LLB_S3_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_COM_LLB_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_RLB_S3_OFFSET                                                 (29)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_RLB_S3_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_RLB_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_RLB_S3_OFFSET                                                 (28)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_RLB_S3_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_RLB_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_LLB_S3_OFFSET                                                 (27)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_LLB_S3_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_LLB_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_LLB_S3_OFFSET                                                 (26)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_LLB_S3_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_LLB_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_RX_POL_S3_OFFSET                                                 (25)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_RX_POL_S3_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_RX_POL_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_TX_POL_S3_OFFSET                                                 (24)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_TX_POL_S3_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_TX_POL_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGRX_S3_OFFSET                                                  (23)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGRX_S3_MASK                                                    (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGRX_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGTX_S3_OFFSET                                                  (22)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGTX_S3_MASK                                                    (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGTX_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PREAMP_S3_OFFSET                                                  (21)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PREAMP_S3_MASK                                                    (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PREAMP_S3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_AUTO_POLARITY3_OFFSET                                             (18)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_AUTO_POLARITY3_MASK                                               (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_AUTO_POLARITY3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_SERDES3_OFFSET                                                    (16)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_SERDES3_MASK                                                      (0x3 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_SERDES3_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_COM_LLB_S2_OFFSET                                                 (14)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_COM_LLB_S2_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_COM_LLB_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_RLB_S2_OFFSET                                                 (13)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_RLB_S2_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_RLB_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_RLB_S2_OFFSET                                                 (12)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_RLB_S2_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_RLB_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_LLB_S2_OFFSET                                                 (11)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_LLB_S2_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_ANA_LLB_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_LLB_S2_OFFSET                                                 (10)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_LLB_S2_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PCS_LLB_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_RX_POL_S2_OFFSET                                                 (9)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_RX_POL_S2_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_RX_POL_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_TX_POL_S2_OFFSET                                                 (8)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_TX_POL_S2_MASK                                                   (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_SEL_TX_POL_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGRX_S2_OFFSET                                                  (7)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGRX_S2_MASK                                                    (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGRX_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGTX_S2_OFFSET                                                  (6)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGTX_S2_MASK                                                    (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_AUTONEGTX_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PREAMP_S2_OFFSET                                                  (5)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PREAMP_S2_MASK                                                    (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_PREAMP_S2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_AUTO_POLARITY2_OFFSET                                             (2)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_AUTO_POLARITY2_MASK                                               (0x1 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_AUTO_POLARITY2_OFFSET)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_SERDES2_OFFSET                                                    (0)
  #define RTL8389_PAIR_2_3_SERDES_CONTROL_EN_SERDES2_MASK                                                      (0x3 << RTL8389_PAIR_2_3_SERDES_CONTROL_EN_SERDES2_OFFSET)

#define RTL8389_PAIR_4_5_SERDES_CONTROL_ADDR                                                                   (0x1D9C)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_COM_LLB_S5_OFFSET                                                 (30)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_COM_LLB_S5_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_COM_LLB_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_RLB_S5_OFFSET                                                 (29)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_RLB_S5_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_RLB_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_RLB_S5_OFFSET                                                 (28)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_RLB_S5_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_RLB_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_LLB_S5_OFFSET                                                 (27)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_LLB_S5_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_LLB_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_LLB_S5_OFFSET                                                 (26)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_LLB_S5_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_LLB_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_RX_POL_S5_OFFSET                                                 (25)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_RX_POL_S5_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_RX_POL_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_TX_POL_S5_OFFSET                                                 (24)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_TX_POL_S5_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_TX_POL_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGRX_S5_OFFSET                                                  (23)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGRX_S5_MASK                                                    (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGRX_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGTX_S5_OFFSET                                                  (22)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGTX_S5_MASK                                                    (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGTX_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PREAMP_S5_OFFSET                                                  (21)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PREAMP_S5_MASK                                                    (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PREAMP_S5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_AUTO_POLARITY5_OFFSET                                             (18)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_AUTO_POLARITY5_MASK                                               (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_AUTO_POLARITY5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_SERDES5_OFFSET                                                    (16)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_SERDES5_MASK                                                      (0x3 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_SERDES5_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_COM_LLB_S4_OFFSET                                                 (14)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_COM_LLB_S4_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_COM_LLB_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_RLB_S4_OFFSET                                                 (13)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_RLB_S4_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_RLB_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_RLB_S4_OFFSET                                                 (12)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_RLB_S4_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_RLB_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_LLB_S4_OFFSET                                                 (11)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_LLB_S4_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_ANA_LLB_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_LLB_S4_OFFSET                                                 (10)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_LLB_S4_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PCS_LLB_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_RX_POL_S4_OFFSET                                                 (9)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_RX_POL_S4_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_RX_POL_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_TX_POL_S4_OFFSET                                                 (8)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_TX_POL_S4_MASK                                                   (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_SEL_TX_POL_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGRX_S4_OFFSET                                                  (7)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGRX_S4_MASK                                                    (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGRX_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGTX_S4_OFFSET                                                  (6)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGTX_S4_MASK                                                    (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_AUTONEGTX_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PREAMP_S4_OFFSET                                                  (5)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PREAMP_S4_MASK                                                    (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_PREAMP_S4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_AUTO_POLARITY4_OFFSET                                             (2)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_AUTO_POLARITY4_MASK                                               (0x1 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_AUTO_POLARITY4_OFFSET)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_SERDES4_OFFSET                                                    (0)
  #define RTL8389_PAIR_4_5_SERDES_CONTROL_EN_SERDES4_MASK                                                      (0x3 << RTL8389_PAIR_4_5_SERDES_CONTROL_EN_SERDES4_OFFSET)

#define RTL8389_PAIR_6_7_SERDES_CONTROL_ADDR                                                                   (0x1DA0)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_COM_LLB_S7_OFFSET                                                 (30)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_COM_LLB_S7_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_COM_LLB_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_RLB_S7_OFFSET                                                 (29)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_RLB_S7_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_RLB_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_RLB_S7_OFFSET                                                 (28)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_RLB_S7_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_RLB_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_LLB_S7_OFFSET                                                 (27)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_LLB_S7_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_LLB_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_LLB_S7_OFFSET                                                 (26)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_LLB_S7_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_LLB_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_RX_POL_S7_OFFSET                                                 (25)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_RX_POL_S7_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_RX_POL_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_TX_POL_S7_OFFSET                                                 (24)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_TX_POL_S7_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_TX_POL_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGRX_S7_OFFSET                                                  (23)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGRX_S7_MASK                                                    (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGRX_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGTX_S7_OFFSET                                                  (22)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGTX_S7_MASK                                                    (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGTX_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PREAMP_S7_OFFSET                                                  (21)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PREAMP_S7_MASK                                                    (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PREAMP_S7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_AUTO_POLARITY7_OFFSET                                             (18)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_AUTO_POLARITY7_MASK                                               (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_AUTO_POLARITY7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_SERDES7_OFFSET                                                    (16)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_SERDES7_MASK                                                      (0x3 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_SERDES7_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_COM_LLB_S6_OFFSET                                                 (14)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_COM_LLB_S6_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_COM_LLB_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_RLB_S6_OFFSET                                                 (13)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_RLB_S6_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_RLB_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_RLB_S6_OFFSET                                                 (12)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_RLB_S6_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_RLB_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_LLB_S6_OFFSET                                                 (11)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_LLB_S6_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_ANA_LLB_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_LLB_S6_OFFSET                                                 (10)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_LLB_S6_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PCS_LLB_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_RX_POL_S6_OFFSET                                                 (9)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_RX_POL_S6_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_RX_POL_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_TX_POL_S6_OFFSET                                                 (8)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_TX_POL_S6_MASK                                                   (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_SEL_TX_POL_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGRX_S6_OFFSET                                                  (7)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGRX_S6_MASK                                                    (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGRX_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGTX_S6_OFFSET                                                  (6)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGTX_S6_MASK                                                    (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_AUTONEGTX_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PREAMP_S6_OFFSET                                                  (5)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PREAMP_S6_MASK                                                    (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_PREAMP_S6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_AUTO_POLARITY6_OFFSET                                             (2)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_AUTO_POLARITY6_MASK                                               (0x1 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_AUTO_POLARITY6_OFFSET)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_SERDES6_OFFSET                                                    (0)
  #define RTL8389_PAIR_6_7_SERDES_CONTROL_EN_SERDES6_MASK                                                      (0x3 << RTL8389_PAIR_6_7_SERDES_CONTROL_EN_SERDES6_OFFSET)

#define RTL8389_PAIR_8_9_SERDES_CONTROL_ADDR                                                                   (0x1DA4)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_COM_LLB_S9_OFFSET                                                 (30)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_COM_LLB_S9_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_COM_LLB_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_RLB_S9_OFFSET                                                 (29)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_RLB_S9_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_RLB_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_RLB_S9_OFFSET                                                 (28)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_RLB_S9_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_RLB_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_LLB_S9_OFFSET                                                 (27)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_LLB_S9_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_LLB_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_LLB_S9_OFFSET                                                 (26)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_LLB_S9_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_LLB_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_RX_POL_S9_OFFSET                                                 (25)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_RX_POL_S9_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_RX_POL_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_TX_POL_S9_OFFSET                                                 (24)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_TX_POL_S9_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_TX_POL_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGRX_S9_OFFSET                                                  (23)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGRX_S9_MASK                                                    (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGRX_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGTX_S9_OFFSET                                                  (22)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGTX_S9_MASK                                                    (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGTX_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PREAMP_S9_OFFSET                                                  (21)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PREAMP_S9_MASK                                                    (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PREAMP_S9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_AUTO_POLARITY9_OFFSET                                             (18)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_AUTO_POLARITY9_MASK                                               (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_AUTO_POLARITY9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_SERDES9_OFFSET                                                    (16)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_SERDES9_MASK                                                      (0x3 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_SERDES9_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_COM_LLB_S8_OFFSET                                                 (14)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_COM_LLB_S8_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_COM_LLB_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_RLB_S8_OFFSET                                                 (13)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_RLB_S8_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_RLB_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_RLB_S8_OFFSET                                                 (12)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_RLB_S8_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_RLB_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_LLB_S8_OFFSET                                                 (11)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_LLB_S8_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_ANA_LLB_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_LLB_S8_OFFSET                                                 (10)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_LLB_S8_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PCS_LLB_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_RX_POL_S8_OFFSET                                                 (9)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_RX_POL_S8_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_RX_POL_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_TX_POL_S8_OFFSET                                                 (8)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_TX_POL_S8_MASK                                                   (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_SEL_TX_POL_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGRX_S8_OFFSET                                                  (7)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGRX_S8_MASK                                                    (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGRX_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGTX_S8_OFFSET                                                  (6)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGTX_S8_MASK                                                    (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_AUTONEGTX_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PREAMP_S8_OFFSET                                                  (5)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PREAMP_S8_MASK                                                    (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_PREAMP_S8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_AUTO_POLARITY8_OFFSET                                             (2)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_AUTO_POLARITY8_MASK                                               (0x1 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_AUTO_POLARITY8_OFFSET)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_SERDES8_OFFSET                                                    (0)
  #define RTL8389_PAIR_8_9_SERDES_CONTROL_EN_SERDES8_MASK                                                      (0x3 << RTL8389_PAIR_8_9_SERDES_CONTROL_EN_SERDES8_OFFSET)

#define RTL8389_PAIR_10_11_SERDES_CONTROL_ADDR                                                                 (0x1DA8)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_COM_LLB_S11_OFFSET                                              (30)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_COM_LLB_S11_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_COM_LLB_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_RLB_S11_OFFSET                                              (29)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_RLB_S11_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_RLB_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_RLB_S11_OFFSET                                              (28)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_RLB_S11_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_RLB_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_LLB_S11_OFFSET                                              (27)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_LLB_S11_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_LLB_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_LLB_S11_OFFSET                                              (26)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_LLB_S11_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_LLB_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_RX_POL_S11_OFFSET                                              (25)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_RX_POL_S11_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_RX_POL_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_TX_POL_S11_OFFSET                                              (24)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_TX_POL_S11_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_TX_POL_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGRX_S11_OFFSET                                               (23)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGRX_S11_MASK                                                 (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGRX_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGTX_S11_OFFSET                                               (22)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGTX_S11_MASK                                                 (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGTX_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PREAMP_S11_OFFSET                                               (21)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PREAMP_S11_MASK                                                 (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PREAMP_S11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_AUTO_POLARITY11_OFFSET                                          (18)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_AUTO_POLARITY11_MASK                                            (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_AUTO_POLARITY11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_SERDES11_OFFSET                                                 (16)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_SERDES11_MASK                                                   (0x3 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_SERDES11_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_COM_LLB_S10_OFFSET                                              (14)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_COM_LLB_S10_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_COM_LLB_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_RLB_S10_OFFSET                                              (13)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_RLB_S10_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_RLB_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_RLB_S10_OFFSET                                              (12)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_RLB_S10_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_RLB_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_LLB_S10_OFFSET                                              (11)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_LLB_S10_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_ANA_LLB_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_LLB_S10_OFFSET                                              (10)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_LLB_S10_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PCS_LLB_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_RX_POL_S10_OFFSET                                              (9)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_RX_POL_S10_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_RX_POL_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_TX_POL_S10_OFFSET                                              (8)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_TX_POL_S10_MASK                                                (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_SEL_TX_POL_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGRX_S10_OFFSET                                               (7)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGRX_S10_MASK                                                 (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGRX_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGTX_S10_OFFSET                                               (6)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGTX_S10_MASK                                                 (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_AUTONEGTX_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PREAMP_S10_OFFSET                                               (5)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PREAMP_S10_MASK                                                 (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_PREAMP_S10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_AUTO_POLARITY10_OFFSET                                          (2)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_AUTO_POLARITY10_MASK                                            (0x1 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_AUTO_POLARITY10_OFFSET)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_SERDES10_OFFSET                                                 (0)
  #define RTL8389_PAIR_10_11_SERDES_CONTROL_EN_SERDES10_MASK                                                   (0x3 << RTL8389_PAIR_10_11_SERDES_CONTROL_EN_SERDES10_OFFSET)

#define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_ADDR                                                         (0x1DAC)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_SGMII_TXC1_OFFSET                                       (31)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_SGMII_TXC1_MASK                                         (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_SGMII_TXC1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_COM_LLB_S1_OFFSET                                       (30)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_COM_LLB_S1_MASK                                         (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_COM_LLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_RLB_S1_OFFSET                                 (29)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_RLB_S1_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_RLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_RLB_S1_OFFSET                                 (28)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_RLB_S1_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_RLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_LLB_S1_OFFSET                                 (27)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_LLB_S1_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_LLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_LLB_S1_OFFSET                                 (26)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_LLB_S1_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_LLB_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INTRA_RX_POL_S1_OFFSET                                 (25)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INTRA_RX_POL_S1_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INTRA_RX_POL_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INRTA_TX_POL_S1_OFFSET                                 (24)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INRTA_TX_POL_S1_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INRTA_TX_POL_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_INTRA_AUTONEG_RX_S1_OFFSET                                 (23)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_INTRA_AUTONEG_RX_S1_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_INTRA_AUTONEG_RX_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_INTRA_AUTONEG_TX_S1_OFFSET                                 (22)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_INTRA_AUTONEG_TX_S1_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_INTRA_AUTONEG_TX_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PREAMP_S1_OFFSET                                  (21)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PREAMP_S1_MASK                                    (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PREAMP_S1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_AUTO_POLARITY1_OFFSET                             (18)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_AUTO_POLARITY1_MASK                               (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_AUTO_POLARITY1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_SERDES1_OFFSET                                    (16)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_SERDES1_MASK                                      (0x3 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_SERDES1_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_SGMII_TXC0_OFFSET                                       (15)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_SGMII_TXC0_MASK                                         (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_SGMII_TXC0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_COM_LLB_S0_OFFSET                                       (14)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_COM_LLB_S0_MASK                                         (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_COM_LLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_RLB_S0_OFFSET                                 (13)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_RLB_S0_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_RLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_RLB_S0_OFFSET                                 (12)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_RLB_S0_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_RLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_LLB_S0_OFFSET                                 (11)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_LLB_S0_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_ANA_LLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_LLB_S0_OFFSET                                 (10)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_LLB_S0_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PCS_LLB_S0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INTRA_RX_POL_S0_OFFSET                                 (9)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INTRA_RX_POL_S0_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INTRA_RX_POL_S0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INTRA_TX_POL_S0_OFFSET                                 (8)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INTRA_TX_POL_S0_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_SEL_INTRA_TX_POL_S0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_INTRA_AUTONEG_TX_S0_OFFSET                                 (6)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_INTRA_AUTONEG_TX_S0_MASK                                   (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_INTRA_AUTONEG_TX_S0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PREAMP_S0_OFFSET                                  (5)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PREAMP_S0_MASK                                    (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_PREAMP_S0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_AUTO_POLARITY0_OFFSET                             (2)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_AUTO_POLARITY0_MASK                               (0x1 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_AUTO_POLARITY0_OFFSET)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_SERDES0_OFFSET                                    (0)
  #define RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_SERDES0_MASK                                      (0x3 << RTL8389_PAIR_0_1_INTRALINK_SERDES_CONTROL_EN_INTRA_SERDES0_OFFSET)


/*
 * Feature: Central LED Registers 
 */
#define RTL8389_LED_GLOBAL_CONTROL0_ADDR                                                                       (0x1DB0)
  #define RTL8389_LED_GLOBAL_CONTROL0_EN_RTCT_BLINK_OFFSET                                                     (17)
  #define RTL8389_LED_GLOBAL_CONTROL0_EN_RTCT_BLINK_MASK                                                       (0x1 << RTL8389_LED_GLOBAL_CONTROL0_EN_RTCT_BLINK_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_DIS_CHECK_RDY_OFFSET                                                     (16)
  #define RTL8389_LED_GLOBAL_CONTROL0_DIS_CHECK_RDY_MASK                                                       (0x1 << RTL8389_LED_GLOBAL_CONTROL0_DIS_CHECK_RDY_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_RTCT_SCAN_TIMER_OFFSET                                                   (15)
  #define RTL8389_LED_GLOBAL_CONTROL0_RTCT_SCAN_TIMER_MASK                                                     (0x1 << RTL8389_LED_GLOBAL_CONTROL0_RTCT_SCAN_TIMER_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_PWR_ON_LED_OFFSET                                                    (11)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_PWR_ON_LED_MASK                                                      (0xF << RTL8389_LED_GLOBAL_CONTROL0_SEL_PWR_ON_LED_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_EN_P20_23_LED_COPPER_ONLY_OFFSET                                         (10)
  #define RTL8389_LED_GLOBAL_CONTROL0_EN_P20_23_LED_COPPER_ONLY_MASK                                           (0x1 << RTL8389_LED_GLOBAL_CONTROL0_EN_P20_23_LED_COPPER_ONLY_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_EN_P24_27_LED_COPPER_ONLY_OFFSET                                         (9)
  #define RTL8389_LED_GLOBAL_CONTROL0_EN_P24_27_LED_COPPER_ONLY_MASK                                           (0x1 << RTL8389_LED_GLOBAL_CONTROL0_EN_P24_27_LED_COPPER_ONLY_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_RTCT_LED_MODE_OFFSET                                                     (8)
  #define RTL8389_LED_GLOBAL_CONTROL0_RTCT_LED_MODE_MASK                                                       (0x1 << RTL8389_LED_GLOBAL_CONTROL0_RTCT_LED_MODE_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_EN_RTCT_OFFSET                                                           (7)
  #define RTL8389_LED_GLOBAL_CONTROL0_EN_RTCT_MASK                                                             (0x1 << RTL8389_LED_GLOBAL_CONTROL0_EN_RTCT_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_PWR_ON_BLINK_OFFSET                                                  (5)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_PWR_ON_BLINK_MASK                                                    (0x3 << RTL8389_LED_GLOBAL_CONTROL0_SEL_PWR_ON_BLINK_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_LED_DRIVING_OFFSET                                                   (4)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_LED_DRIVING_MASK                                                     (0x1 << RTL8389_LED_GLOBAL_CONTROL0_SEL_LED_DRIVING_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_BLANK_TIME_OFFSET                                                    (3)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_BLANK_TIME_MASK                                                      (0x1 << RTL8389_LED_GLOBAL_CONTROL0_SEL_BLANK_TIME_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_LED_NUM_OFFSET                                                       (2)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_LED_NUM_MASK                                                         (0x1 << RTL8389_LED_GLOBAL_CONTROL0_SEL_LED_NUM_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_LED_CNTL_OFFSET                                                      (0)
  #define RTL8389_LED_GLOBAL_CONTROL0_SEL_LED_CNTL_MASK                                                        (0x3 << RTL8389_LED_GLOBAL_CONTROL0_SEL_LED_CNTL_OFFSET)

#define RTL8389_LED_GLOBAL_CONTROL1_ADDR                                                                       (0x1DB4)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED3_MOD_OFFSET                                              (28)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED3_MOD_MASK                                                (0xF << RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED3_MOD_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED2_MOD_OFFSET                                              (24)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED2_MOD_MASK                                                (0xF << RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED2_MOD_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED1_MOD_OFFSET                                              (20)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED1_MOD_MASK                                                (0xF << RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED1_MOD_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED0_MOD_OFFSET                                              (16)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED0_MOD_MASK                                                (0xF << RTL8389_LED_GLOBAL_CONTROL1_SEL_P24_P27_LED0_MOD_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED3_MOD_OFFSET                                               (12)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED3_MOD_MASK                                                 (0xF << RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED3_MOD_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED2_MOD_OFFSET                                               (8)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED2_MOD_MASK                                                 (0xF << RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED2_MOD_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED1_MOD_OFFSET                                               (4)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED1_MOD_MASK                                                 (0xF << RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED1_MOD_OFFSET)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED0_MOD_OFFSET                                               (0)
  #define RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED0_MOD_MASK                                                 (0xF << RTL8389_LED_GLOBAL_CONTROL1_SEL_P0_P23_LED0_MOD_OFFSET)

#define RTL8389_SOFTWARE_LED_CONTROL0_ADDR                                                                     (0x1DB8)
  #define RTL8389_SOFTWARE_LED_CONTROL0_SW_LED_PORT_OFFSET                                                     (0)
  #define RTL8389_SOFTWARE_LED_CONTROL0_SW_LED_PORT_MASK                                                       (0xFFFFFFFF << RTL8389_SOFTWARE_LED_CONTROL0_SW_LED_PORT_OFFSET)

#define RTL8389_SOFTWARE_LED_CONTROL1_ADDR                                                                     (0x1DBC)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_LOAD_OFFSET                                                     (12)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_LOAD_MASK                                                       (0x1 << RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_LOAD_OFFSET)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA3_OFFSET                                                     (9)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA3_MASK                                                       (0x7 << RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA3_OFFSET)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA2_OFFSET                                                     (6)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA2_MASK                                                       (0x7 << RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA2_OFFSET)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA1_OFFSET                                                     (3)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA1_MASK                                                       (0x7 << RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA1_OFFSET)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA0_OFFSET                                                     (0)
  #define RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA0_MASK                                                       (0x7 << RTL8389_SOFTWARE_LED_CONTROL1_SW_LED_STA0_OFFSET)


/*
 * Feature: Central VLAN Registers 
 */
#define RTL8389_VLAN_MODE_CONTROL0_ADDR                                                                        (0x1DD8)
  #define RTL8389_VLAN_MODE_CONTROL0_P15_VLAN_MODE_OFFSET                                                      (30)
  #define RTL8389_VLAN_MODE_CONTROL0_P15_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL0_P15_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P14_VLAN_MODE_OFFSET                                                      (28)
  #define RTL8389_VLAN_MODE_CONTROL0_P14_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL0_P14_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P13_VLAN_MODE_OFFSET                                                      (26)
  #define RTL8389_VLAN_MODE_CONTROL0_P13_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL0_P13_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P12_VLAN_MODE_OFFSET                                                      (24)
  #define RTL8389_VLAN_MODE_CONTROL0_P12_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL0_P12_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P11_VLAN_MODE_OFFSET                                                      (22)
  #define RTL8389_VLAN_MODE_CONTROL0_P11_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL0_P11_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P10_VLAN_MODE_OFFSET                                                      (20)
  #define RTL8389_VLAN_MODE_CONTROL0_P10_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL0_P10_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P9_VLAN_MODE_OFFSET                                                       (18)
  #define RTL8389_VLAN_MODE_CONTROL0_P9_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P9_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P8_VLAN_MODE_OFFSET                                                       (16)
  #define RTL8389_VLAN_MODE_CONTROL0_P8_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P8_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P7_VLAN_MODE_OFFSET                                                       (14)
  #define RTL8389_VLAN_MODE_CONTROL0_P7_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P7_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P6_VLAN_MODE_OFFSET                                                       (12)
  #define RTL8389_VLAN_MODE_CONTROL0_P6_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P6_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P5_VLAN_MODE_OFFSET                                                       (10)
  #define RTL8389_VLAN_MODE_CONTROL0_P5_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P5_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P4_VLAN_MODE_OFFSET                                                       (8)
  #define RTL8389_VLAN_MODE_CONTROL0_P4_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P4_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P3_VLAN_MODE_OFFSET                                                       (6)
  #define RTL8389_VLAN_MODE_CONTROL0_P3_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P3_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P2_VLAN_MODE_OFFSET                                                       (4)
  #define RTL8389_VLAN_MODE_CONTROL0_P2_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P2_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P1_VLAN_MODE_OFFSET                                                       (2)
  #define RTL8389_VLAN_MODE_CONTROL0_P1_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P1_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL0_P0_VLAN_MODE_OFFSET                                                       (0)
  #define RTL8389_VLAN_MODE_CONTROL0_P0_VLAN_MODE_MASK                                                         (0x3 << RTL8389_VLAN_MODE_CONTROL0_P0_VLAN_MODE_OFFSET)

#define RTL8389_VLAN_MODE_CONTROL1_ADDR                                                                        (0x1DDC)
  #define RTL8389_VLAN_MODE_CONTROL1_P28_VLAN_MODE_OFFSET                                                      (24)
  #define RTL8389_VLAN_MODE_CONTROL1_P28_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P28_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P27_VLAN_MODE_OFFSET                                                      (22)
  #define RTL8389_VLAN_MODE_CONTROL1_P27_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P27_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P26_VLAN_MODE_OFFSET                                                      (20)
  #define RTL8389_VLAN_MODE_CONTROL1_P26_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P26_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P25_VLAN_MODE_OFFSET                                                      (18)
  #define RTL8389_VLAN_MODE_CONTROL1_P25_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P25_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P24_VLAN_MODE_OFFSET                                                      (16)
  #define RTL8389_VLAN_MODE_CONTROL1_P24_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P24_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P23_VLAN_MODE_OFFSET                                                      (14)
  #define RTL8389_VLAN_MODE_CONTROL1_P23_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P23_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P22_VLAN_MODE_OFFSET                                                      (12)
  #define RTL8389_VLAN_MODE_CONTROL1_P22_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P22_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P21_VLAN_MODE_OFFSET                                                      (10)
  #define RTL8389_VLAN_MODE_CONTROL1_P21_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P21_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P20_VLAN_MODE_OFFSET                                                      (8)
  #define RTL8389_VLAN_MODE_CONTROL1_P20_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P20_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P19_VLAN_MODE_OFFSET                                                      (6)
  #define RTL8389_VLAN_MODE_CONTROL1_P19_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P19_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P18_VLAN_MODE_OFFSET                                                      (4)
  #define RTL8389_VLAN_MODE_CONTROL1_P18_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P18_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P17_VLAN_MODE_OFFSET                                                      (2)
  #define RTL8389_VLAN_MODE_CONTROL1_P17_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P17_VLAN_MODE_OFFSET)
  #define RTL8389_VLAN_MODE_CONTROL1_P16_VLAN_MODE_OFFSET                                                      (0)
  #define RTL8389_VLAN_MODE_CONTROL1_P16_VLAN_MODE_MASK                                                        (0x3 << RTL8389_VLAN_MODE_CONTROL1_P16_VLAN_MODE_OFFSET)


/*
 * Feature: Central QinQ Registers 
 */
#define RTL8389_SVLAN_CONFIGURATION0_ADDR                                                                      (0x1DE0)
  #define RTL8389_SVLAN_CONFIGURATION0_STAG_PORT_OFFSET                                                        (0)
  #define RTL8389_SVLAN_CONFIGURATION0_STAG_PORT_MASK                                                          (0x1FFFFFFF << RTL8389_SVLAN_CONFIGURATION0_STAG_PORT_OFFSET)

#define RTL8389_SVLAN_CONFIGURATION1_ADDR                                                                      (0x1DE4)
  #define RTL8389_SVLAN_CONFIGURATION1_STAG_TPI_OFFSET                                                         (0)
  #define RTL8389_SVLAN_CONFIGURATION1_STAG_TPI_MASK                                                           (0xFFFF << RTL8389_SVLAN_CONFIGURATION1_STAG_TPI_OFFSET)


/*
 * Feature: Central Input Bandwidth Registers 
 */
#define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_ADDR                                                   (0x1DE8)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_INBW_INC_IFG_OFFSET                                  (16)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_INBW_INC_IFG_MASK                                    (0x1 << RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_INBW_INC_IFG_OFFSET)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_INBW_TICK_OFFSET                                     (8)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_INBW_TICK_MASK                                       (0xFF << RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_INBW_TICK_OFFSET)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_INBW_TOKEN_OFFSET                                    (0)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_INBW_TOKEN_MASK                                      (0xFF << RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL0_INBW_TOKEN_OFFSET)

#define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL1_ADDR                                                   (0x1DEC)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL1_INBW_FC_ON_OFFSET                                    (16)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL1_INBW_FC_ON_MASK                                      (0x3FFF << RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL1_INBW_FC_ON_OFFSET)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL1_INBW_FC_OFF_OFFSET                                   (0)
  #define RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL1_INBW_FC_OFF_MASK                                     (0x3FFF << RTL8389_INPUT_BANDWIDTH_CONTROL_GLOBAL_CONTROL1_INBW_FC_OFF_OFFSET)


/*
 * Feature: Central Egress Remarking Registers 
 */
#define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL0_ADDR                                               (0x1DF0)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL0__1PRM_EN_OFFSET                                  (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL0__1PRM_EN_MASK                                    (0x1FFFFFFF << RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL0__1PRM_EN_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_ADDR                                               (0x1DF4)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI7_OFFSET                                 (21)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI7_MASK                                   (0x7 << RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI7_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI6_OFFSET                                 (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI6_MASK                                   (0x7 << RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI6_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI5_OFFSET                                 (15)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI5_MASK                                   (0x7 << RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI5_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI4_OFFSET                                 (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI4_MASK                                   (0x7 << RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI4_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI3_OFFSET                                 (9)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI3_MASK                                   (0x7 << RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI3_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI2_OFFSET                                 (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI2_MASK                                   (0x7 << RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI2_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI1_OFFSET                                 (3)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI1_MASK                                   (0x7 << RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI1_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI0_OFFSET                                 (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI0_MASK                                   (0x7 << RTL8389_INTERNAL_PRIORITY_TO_USER_PRIORITY_CONTROL1_USER_PRI0_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL0_ADDR                                                        (0x1DF8)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL0_DSCPRM_EN_OFFSET                                          (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL0_DSCPRM_EN_MASK                                            (0x1FFFFFFF << RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL0_DSCPRM_EN_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_ADDR                                                        (0x1DFC)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI4_OFFSET                                          (24)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI4_MASK                                            (0x3F << RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI4_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI3_OFFSET                                          (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI3_MASK                                            (0x3F << RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI3_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI2_OFFSET                                          (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI2_MASK                                            (0x3F << RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI2_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI1_OFFSET                                          (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI1_MASK                                            (0x3F << RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI1_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI0_OFFSET                                          (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI0_MASK                                            (0x3F << RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL1_DSCP_PRI0_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_ADDR                                                        (0x1E00)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_DSCP_PRI7_OFFSET                                          (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_DSCP_PRI7_MASK                                            (0x3F << RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_DSCP_PRI7_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_DSCP_PRI6_OFFSET                                          (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_DSCP_PRI6_MASK                                            (0x3F << RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_DSCP_PRI6_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_DSCP_PRI5_OFFSET                                          (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_DSCP_PRI5_MASK                                            (0x3F << RTL8389_INTERNAL_PRIORITY_TO_DSCP_CONTROL2_DSCP_PRI5_OFFSET)


/*
 * Feature: Central Smart Packet Gen Registers 
 */
#define RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_ADDR                                                     (0x1E04)
  #define RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_GROUP_TX_P_OFFSET                                      (3)
  #define RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_GROUP_TX_P_MASK                                        (0x1FFFFFFF << RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_GROUP_TX_P_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_GROUP_TX_CMD_OFFSET                                    (1)
  #define RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_GROUP_TX_CMD_MASK                                      (0x3 << RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_GROUP_TX_CMD_OFFSET)
  #define RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_EN_SPG_MOD_OFFSET                                      (0)
  #define RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_EN_SPG_MOD_MASK                                        (0x1 << RTL8389_SMART_PACKET_GENERATOR_GLOBAL_CONTROL_EN_SPG_MOD_OFFSET)

#define RTL8389_SMART_PACKET_GENERATOR_PORT_STATUS_ADDR                                                        (0x1E08)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_STATUS_TX_DONE_P_OFFSET                                          (0)
  #define RTL8389_SMART_PACKET_GENERATOR_PORT_STATUS_TX_DONE_P_MASK                                            (0x1FFFFFFF << RTL8389_SMART_PACKET_GENERATOR_PORT_STATUS_TX_DONE_P_OFFSET)


/*
 * Feature: Central MAC PHY Status Registers 
 */
#define RTL8389_MAC_LINK_STATUS_ADDR                                                                           (0x1E0C)
  #define RTL8389_MAC_LINK_STATUS_IF_SEL_STA_OFFSET                                                            (29)
  #define RTL8389_MAC_LINK_STATUS_IF_SEL_STA_MASK                                                              (0x3 << RTL8389_MAC_LINK_STATUS_IF_SEL_STA_OFFSET)
  #define RTL8389_MAC_LINK_STATUS_LINK_STA_P_OFFSET                                                            (0)
  #define RTL8389_MAC_LINK_STATUS_LINK_STA_P_MASK                                                              (0x1FFFFFFF << RTL8389_MAC_LINK_STATUS_LINK_STA_P_OFFSET)

#define RTL8389_MAC_SPEED_STATUS0_ADDR                                                                         (0x1E10)
  #define RTL8389_MAC_SPEED_STATUS0_SPD_STA_P_OFFSET                                                           (0)
  #define RTL8389_MAC_SPEED_STATUS0_SPD_STA_P_MASK                                                             (0xFFFFFFFF << RTL8389_MAC_SPEED_STATUS0_SPD_STA_P_OFFSET)

#define RTL8389_MAC_SPEED_STATUS1_ADDR                                                                         (0x1E14)
  #define RTL8389_MAC_SPEED_STATUS1_SPD_STA_P_OFFSET                                                           (0)
  #define RTL8389_MAC_SPEED_STATUS1_SPD_STA_P_MASK                                                             (0x3FFFFFF << RTL8389_MAC_SPEED_STATUS1_SPD_STA_P_OFFSET)

#define RTL8389_MAC_DUPLEX_STATUS_ADDR                                                                         (0x1E18)
  #define RTL8389_MAC_DUPLEX_STATUS_DUP_STA_P_OFFSET                                                           (0)
  #define RTL8389_MAC_DUPLEX_STATUS_DUP_STA_P_MASK                                                             (0x1FFFFFFF << RTL8389_MAC_DUPLEX_STATUS_DUP_STA_P_OFFSET)

#define RTL8389_MAC_TX_PAUSE_STATUS_ADDR                                                                       (0x1E1C)
  #define RTL8389_MAC_TX_PAUSE_STATUS_TX_PAUSE_STA_P_OFFSET                                                    (0)
  #define RTL8389_MAC_TX_PAUSE_STATUS_TX_PAUSE_STA_P_MASK                                                      (0x1FFFFFFF << RTL8389_MAC_TX_PAUSE_STATUS_TX_PAUSE_STA_P_OFFSET)

#define RTL8389_MAC_RX_PAUSE_STATUS_ADDR                                                                       (0x1E20)
  #define RTL8389_MAC_RX_PAUSE_STATUS_RX_PAUSE_STA_P_OFFSET                                                    (0)
  #define RTL8389_MAC_RX_PAUSE_STATUS_RX_PAUSE_STA_P_MASK                                                      (0x1FFFFFFF << RTL8389_MAC_RX_PAUSE_STATUS_RX_PAUSE_STA_P_OFFSET)

#define RTL8389_GLOBAL_MAC_INTERNAL_STATUS_ADDR                                                                (0x1E24)
  #define RTL8389_GLOBAL_MAC_INTERNAL_STATUS_CHIP_TYP_OFFSET                                                   (4)
  #define RTL8389_GLOBAL_MAC_INTERNAL_STATUS_CHIP_TYP_MASK                                                     (0xF << RTL8389_GLOBAL_MAC_INTERNAL_STATUS_CHIP_TYP_OFFSET)
  #define RTL8389_GLOBAL_MAC_INTERNAL_STATUS_INT_VER_OFFSET                                                    (0)
  #define RTL8389_GLOBAL_MAC_INTERNAL_STATUS_INT_VER_MASK                                                      (0xF << RTL8389_GLOBAL_MAC_INTERNAL_STATUS_INT_VER_OFFSET)

#define RTL8389_CPU_TAG_ID_CONTROL_ADDR                                                                        (0x1E28)
  #define RTL8389_CPU_TAG_ID_CONTROL_CPU_TAG_ID_OFFSET                                                         (0)
  #define RTL8389_CPU_TAG_ID_CONTROL_CPU_TAG_ID_MASK                                                           (0xFFFF << RTL8389_CPU_TAG_ID_CONTROL_CPU_TAG_ID_OFFSET)

#define RTL8389_GLOBAL_MAC_DEBUG_CONTROL_ADDR                                                                  (0x1E2C)
  #define RTL8389_GLOBAL_MAC_DEBUG_CONTROL_EN_DEBUG_OFFSET                                                     (31)
  #define RTL8389_GLOBAL_MAC_DEBUG_CONTROL_EN_DEBUG_MASK                                                       (0x1 << RTL8389_GLOBAL_MAC_DEBUG_CONTROL_EN_DEBUG_OFFSET)
  #define RTL8389_GLOBAL_MAC_DEBUG_CONTROL_SEL_DEBUG_OFFSET                                                    (0)
  #define RTL8389_GLOBAL_MAC_DEBUG_CONTROL_SEL_DEBUG_MASK                                                      (0xFFFFFF << RTL8389_GLOBAL_MAC_DEBUG_CONTROL_SEL_DEBUG_OFFSET)

#define RTL8389_GLOBAL_MAC_DEBUG_DATA0_ADDR                                                                    (0x1E30)
  #define RTL8389_GLOBAL_MAC_DEBUG_DATA0_DEBUG_DATA_OFFSET                                                     (0)
  #define RTL8389_GLOBAL_MAC_DEBUG_DATA0_DEBUG_DATA_MASK                                                       (0xFFFFFFFF << RTL8389_GLOBAL_MAC_DEBUG_DATA0_DEBUG_DATA_OFFSET)

#define RTL8389_GLOBAL_MAC_DEBUG_DATA1_ADDR                                                                    (0x1E34)
  #define RTL8389_GLOBAL_MAC_DEBUG_DATA1_DEBUG_DATA_OFFSET                                                     (0)
  #define RTL8389_GLOBAL_MAC_DEBUG_DATA1_DEBUG_DATA_MASK                                                       (0xFFFFFFFF << RTL8389_GLOBAL_MAC_DEBUG_DATA1_DEBUG_DATA_OFFSET)

#define RTL8389_MAC_FEFI_STATUS_ADDR                                                                           (0x1E38)
  #define RTL8389_MAC_FEFI_STATUS_FEFI_STA_P_OFFSET                                                            (0)
  #define RTL8389_MAC_FEFI_STATUS_FEFI_STA_P_MASK                                                              (0xFFFFFFF << RTL8389_MAC_FEFI_STATUS_FEFI_STA_P_OFFSET)

#define RTL8389_COPPER_AND_FIBER_SELECT_STATUS_ADDR                                                            (0x1E3C)
  #define RTL8389_COPPER_AND_FIBER_SELECT_STATUS_MEDIA_SEL_STA_P_OFFSET                                        (0)
  #define RTL8389_COPPER_AND_FIBER_SELECT_STATUS_MEDIA_SEL_STA_P_MASK                                          (0xFFFFFFF << RTL8389_COPPER_AND_FIBER_SELECT_STATUS_MEDIA_SEL_STA_P_OFFSET)


/*
 * Feature: Central MAC PHY Others Registers 
 */
#define RTL8389_IO_DRIVING_ABILITY_CONTROL_ADDR                                                                (0x1E60)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_EN_LED_IO_SLEW_OFFSET                                             (10)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_EN_LED_IO_SLEW_MASK                                               (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_EN_LED_IO_SLEW_OFFSET)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_LED_IO_DRIVING_OFFSET                                         (9)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_LED_IO_DRIVING_MASK                                           (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_LED_IO_DRIVING_OFFSET)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_EN_SMII_IO_SLEW_OFFSET                                            (8)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_EN_SMII_IO_SLEW_MASK                                              (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_EN_SMII_IO_SLEW_OFFSET)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_SMII_CLK_DRIVING_OFFSET                                       (7)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_SMII_CLK_DRIVING_MASK                                         (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_SMII_CLK_DRIVING_OFFSET)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_SMII_IO_DRIVING_OFFSET                                        (6)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_SMII_IO_DRIVING_MASK                                          (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_SMII_IO_DRIVING_OFFSET)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_RGMII_CLK_DRIVING_OFFSET                                      (4)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_RGMII_CLK_DRIVING_MASK                                        (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_RGMII_CLK_DRIVING_OFFSET)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_RGMII_IO_DRIVING_OFFSET                                       (3)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_RGMII_IO_DRIVING_MASK                                         (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_RGMII_IO_DRIVING_OFFSET)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_EN_MEM_IO_SLEW_OFFSET                                             (2)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_EN_MEM_IO_SLEW_MASK                                               (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_EN_MEM_IO_SLEW_OFFSET)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_MEM_CLK_DRIVING_OFFSET                                        (1)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_MEM_CLK_DRIVING_MASK                                          (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_MEM_CLK_DRIVING_OFFSET)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_MEM_IO_DRIVING_OFFSET                                         (0)
  #define RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_MEM_IO_DRIVING_MASK                                           (0x1 << RTL8389_IO_DRIVING_ABILITY_CONTROL_SEL_MEM_IO_DRIVING_OFFSET)


/*
 * Feature: Central SMI Registers 
 */
#define RTL8389_PHY_REG_ACCESS_CONTROL0_ADDR                                                                   (0x1E64)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_INDATA_OFFSET                                                        (16)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_INDATA_MASK                                                          (0xFFFF << RTL8389_PHY_REG_ACCESS_CONTROL0_INDATA_OFFSET)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_REG_OFFSET                                                           (7)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_REG_MASK                                                             (0x1F << RTL8389_PHY_REG_ACCESS_CONTROL0_REG_OFFSET)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_PAGE_OFFSET                                                          (2)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_PAGE_MASK                                                            (0x1F << RTL8389_PHY_REG_ACCESS_CONTROL0_PAGE_OFFSET)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_RWOP_OFFSET                                                          (1)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_RWOP_MASK                                                            (0x1 << RTL8389_PHY_REG_ACCESS_CONTROL0_RWOP_OFFSET)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_CMD_OFFSET                                                           (0)
  #define RTL8389_PHY_REG_ACCESS_CONTROL0_CMD_MASK                                                             (0x1 << RTL8389_PHY_REG_ACCESS_CONTROL0_CMD_OFFSET)

#define RTL8389_PHY_REG_ACCESS_CONTROL1_ADDR                                                                   (0x1E68)
  #define RTL8389_PHY_REG_ACCESS_CONTROL1_PHYMSK_OFFSET                                                        (0)
  #define RTL8389_PHY_REG_ACCESS_CONTROL1_PHYMSK_MASK                                                          (0x1FFFFFFF << RTL8389_PHY_REG_ACCESS_CONTROL1_PHYMSK_OFFSET)

#define RTL8389_PHY_REG_ACCESS_CONTROL2_ADDR                                                                   (0x1E6C)
  #define RTL8389_PHY_REG_ACCESS_CONTROL2_DATA_OFFSET                                                          (0)
  #define RTL8389_PHY_REG_ACCESS_CONTROL2_DATA_MASK                                                            (0xFFFF << RTL8389_PHY_REG_ACCESS_CONTROL2_DATA_OFFSET)


/*
 * Feature: Central Reset Domain Registers 
 */
#define RTL8389_RESET_GLOBAL_CONTROL_ADDR                                                                      (0x1E70)
  #define RTL8389_RESET_GLOBAL_CONTROL_WDOG_NMI_EN_OFFSET                                                      (6)
  #define RTL8389_RESET_GLOBAL_CONTROL_WDOG_NMI_EN_MASK                                                        (0x1 << RTL8389_RESET_GLOBAL_CONTROL_WDOG_NMI_EN_OFFSET)
  #define RTL8389_RESET_GLOBAL_CONTROL_CPU_MEM_RST_OFFSET                                                      (5)
  #define RTL8389_RESET_GLOBAL_CONTROL_CPU_MEM_RST_MASK                                                        (0x1 << RTL8389_RESET_GLOBAL_CONTROL_CPU_MEM_RST_OFFSET)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_NIC_RST_OFFSET                                                       (4)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_NIC_RST_MASK                                                         (0x1 << RTL8389_RESET_GLOBAL_CONTROL_SW_NIC_RST_OFFSET)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_Q_RST_OFFSET                                                         (3)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_Q_RST_MASK                                                           (0x1 << RTL8389_RESET_GLOBAL_CONTROL_SW_Q_RST_OFFSET)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_CFG_RST_OFFSET                                                       (2)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_CFG_RST_MASK                                                         (0x1 << RTL8389_RESET_GLOBAL_CONTROL_SW_CFG_RST_OFFSET)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_RSG_RST_OFFSET                                                       (1)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_RSG_RST_MASK                                                         (0x1 << RTL8389_RESET_GLOBAL_CONTROL_SW_RSG_RST_OFFSET)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_RST_OFFSET                                                           (0)
  #define RTL8389_RESET_GLOBAL_CONTROL_SW_RST_MASK                                                             (0x1 << RTL8389_RESET_GLOBAL_CONTROL_SW_RST_OFFSET)

#define RTL8389_RESET_GLOBAL_STATUS_ADDR                                                                       (0x1E74)
  #define RTL8389_RESET_GLOBAL_STATUS__1VPOR_STA_OFFSET                                                        (2)
  #define RTL8389_RESET_GLOBAL_STATUS__1VPOR_STA_MASK                                                          (0x1 << RTL8389_RESET_GLOBAL_STATUS__1VPOR_STA_OFFSET)
  #define RTL8389_RESET_GLOBAL_STATUS__3VPOR_STA_OFFSET                                                        (1)
  #define RTL8389_RESET_GLOBAL_STATUS__3VPOR_STA_MASK                                                          (0x1 << RTL8389_RESET_GLOBAL_STATUS__3VPOR_STA_OFFSET)
  #define RTL8389_RESET_GLOBAL_STATUS_RST_STA_OFFSET                                                           (0)
  #define RTL8389_RESET_GLOBAL_STATUS_RST_STA_MASK                                                             (0x1 << RTL8389_RESET_GLOBAL_STATUS_RST_STA_OFFSET)


/*
 * Feature: Central Switch Interrupt Registers 
 */
#define RTL8389_SWITCH_INTERRUPT_CONTROL0_ADDR                                                                 (0x1E78)
  #define RTL8389_SWITCH_INTERRUPT_CONTROL0_WDOG_IE_OFFSET                                                     (29)
  #define RTL8389_SWITCH_INTERRUPT_CONTROL0_WDOG_IE_MASK                                                       (0x1 << RTL8389_SWITCH_INTERRUPT_CONTROL0_WDOG_IE_OFFSET)
  #define RTL8389_SWITCH_INTERRUPT_CONTROL0_LINK_STA_CHANGE_IE_OFFSET                                          (0)
  #define RTL8389_SWITCH_INTERRUPT_CONTROL0_LINK_STA_CHANGE_IE_MASK                                            (0x1FFFFFFF << RTL8389_SWITCH_INTERRUPT_CONTROL0_LINK_STA_CHANGE_IE_OFFSET)

#define RTL8389_SWITCH_INTERRUPT_CONTROL1_ADDR                                                                 (0x1E7C)
  #define RTL8389_SWITCH_INTERRUPT_CONTROL1_SPD_STA_CHANGE_IE_OFFSET                                           (0)
  #define RTL8389_SWITCH_INTERRUPT_CONTROL1_SPD_STA_CHANGE_IE_MASK                                             (0x1FFFFFFF << RTL8389_SWITCH_INTERRUPT_CONTROL1_SPD_STA_CHANGE_IE_OFFSET)

#define RTL8389_SWITCH_INTERRUPT_CONTROL2_ADDR                                                                 (0x1E80)
  #define RTL8389_SWITCH_INTERRUPT_CONTROL2_DUP_STA_CHANGE_IE_OFFSET                                           (0)
  #define RTL8389_SWITCH_INTERRUPT_CONTROL2_DUP_STA_CHANGE_IE_MASK                                             (0x1FFFFFFF << RTL8389_SWITCH_INTERRUPT_CONTROL2_DUP_STA_CHANGE_IE_OFFSET)

#define RTL8389_MEDIA_CHANGE_INTERRUPT_CONTROL_ADDR                                                            (0x1E84)
  #define RTL8389_MEDIA_CHANGE_INTERRUPT_CONTROL_MEDIA_CHANG_IE_OFFSET                                         (0)
  #define RTL8389_MEDIA_CHANGE_INTERRUPT_CONTROL_MEDIA_CHANG_IE_MASK                                           (0x1FFFFFFF << RTL8389_MEDIA_CHANGE_INTERRUPT_CONTROL_MEDIA_CHANG_IE_OFFSET)

#define RTL8389_FEFI_INTERRUPT_CONTROL_ADDR                                                                    (0x1E88)
  #define RTL8389_FEFI_INTERRUPT_CONTROL_FEFI_IE_OFFSET                                                        (0)
  #define RTL8389_FEFI_INTERRUPT_CONTROL_FEFI_IE_MASK                                                          (0x1FFFFFFF << RTL8389_FEFI_INTERRUPT_CONTROL_FEFI_IE_OFFSET)

#define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_ADDR                                                            (0x1E8C)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SERDES_IP2_OFFSET                                      (7)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SERDES_IP2_MASK                                        (0x1 << RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SERDES_IP2_OFFSET)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SERDES_IP1_OFFSET                                      (6)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SERDES_IP1_MASK                                        (0x1 << RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SERDES_IP1_OFFSET)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SERDES_IP0_OFFSET                                      (5)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SERDES_IP0_MASK                                        (0x1 << RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SERDES_IP0_OFFSET)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBA_FEFI_IP_OFFSET                                          (4)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBA_FEFI_IP_MASK                                            (0x1 << RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBA_FEFI_IP_OFFSET)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_MEDIA_CHANGE_IP_OFFSET                                 (3)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_MEDIA_CHANGE_IP_MASK                                   (0x1 << RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_MEDIA_CHANGE_IP_OFFSET)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_DUP_CHANGE_IP_OFFSET                                   (2)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_DUP_CHANGE_IP_MASK                                     (0x1 << RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_DUP_CHANGE_IP_OFFSET)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SPD_CHANGE_IP_OFFSET                                   (1)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SPD_CHANGE_IP_MASK                                     (0x1 << RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_SPD_CHANGE_IP_OFFSET)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_LINK_CHANGE_IP_OFFSET                                  (0)
  #define RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_LINK_CHANGE_IP_MASK                                    (0x1 << RTL8389_SWITCH_INTERRUPT_SOURCE_STATUS_GLOBAL_LINK_CHANGE_IP_OFFSET)

#define RTL8389_SWITCH_INTERRUPT_STATUS0_ADDR                                                                  (0x1E90)
  #define RTL8389_SWITCH_INTERRUPT_STATUS0_WDOG_IP_OFFSET                                                      (29)
  #define RTL8389_SWITCH_INTERRUPT_STATUS0_WDOG_IP_MASK                                                        (0x1 << RTL8389_SWITCH_INTERRUPT_STATUS0_WDOG_IP_OFFSET)
  #define RTL8389_SWITCH_INTERRUPT_STATUS0_LINK_STA_CHANGE_IP_OFFSET                                           (0)
  #define RTL8389_SWITCH_INTERRUPT_STATUS0_LINK_STA_CHANGE_IP_MASK                                             (0x1FFFFFFF << RTL8389_SWITCH_INTERRUPT_STATUS0_LINK_STA_CHANGE_IP_OFFSET)

#define RTL8389_SWITCH_INTERRUPT_STATUS1_ADDR                                                                  (0x1E94)
  #define RTL8389_SWITCH_INTERRUPT_STATUS1_SPD_STA_CHANGE_IP_OFFSET                                            (0)
  #define RTL8389_SWITCH_INTERRUPT_STATUS1_SPD_STA_CHANGE_IP_MASK                                              (0x1FFFFFFF << RTL8389_SWITCH_INTERRUPT_STATUS1_SPD_STA_CHANGE_IP_OFFSET)

#define RTL8389_SWITCH_INTERRUPT_STATUS2_ADDR                                                                  (0x1E98)
  #define RTL8389_SWITCH_INTERRUPT_STATUS2_DUP_STA_CHANGE_IP_OFFSET                                            (0)
  #define RTL8389_SWITCH_INTERRUPT_STATUS2_DUP_STA_CHANGE_IP_MASK                                              (0x1FFFFFFF << RTL8389_SWITCH_INTERRUPT_STATUS2_DUP_STA_CHANGE_IP_OFFSET)

#define RTL8389_MEDIA_CHANGE_INTERRUPT_STATUS_ADDR                                                             (0x1E9C)
  #define RTL8389_MEDIA_CHANGE_INTERRUPT_STATUS_MEDIA_CHANGE_IP_OFFSET                                         (0)
  #define RTL8389_MEDIA_CHANGE_INTERRUPT_STATUS_MEDIA_CHANGE_IP_MASK                                           (0x1FFFFFFF << RTL8389_MEDIA_CHANGE_INTERRUPT_STATUS_MEDIA_CHANGE_IP_OFFSET)

#define RTL8389_FEFI_INTERRUPT_STATUS_ADDR                                                                     (0x1EA0)
  #define RTL8389_FEFI_INTERRUPT_STATUS_FEFI_IP_OFFSET                                                         (0)
  #define RTL8389_FEFI_INTERRUPT_STATUS_FEFI_IP_MASK                                                           (0x1FFFFFFF << RTL8389_FEFI_INTERRUPT_STATUS_FEFI_IP_OFFSET)

#define RTL8389_SERDES_INTERRUPT_CONTROL0_ADDR                                                                 (0x1EA4)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S5_IE_OFFSET                                                       (25)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S5_IE_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL0_S5_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S4_IE_OFFSET                                                       (20)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S4_IE_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL0_S4_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S3_IE_OFFSET                                                       (15)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S3_IE_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL0_S3_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S2_IE_OFFSET                                                       (10)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S2_IE_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL0_S2_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S1_IE_OFFSET                                                       (5)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_S1_IE_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL0_S1_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LOS_S0_IE_OFFSET                                                   (4)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LOS_S0_IE_MASK                                                     (0x1 << RTL8389_SERDES_INTERRUPT_CONTROL0_LOS_S0_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LOF_S0_C1_IE_OFFSET                                                (3)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LOF_S0_C1_IE_MASK                                                  (0x1 << RTL8389_SERDES_INTERRUPT_CONTROL0_LOF_S0_C1_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LINK_STA_S0_C1_IE_OFFSET                                           (2)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LINK_STA_S0_C1_IE_MASK                                             (0x1 << RTL8389_SERDES_INTERRUPT_CONTROL0_LINK_STA_S0_C1_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LOF_S0_C0_IE_OFFSET                                                (1)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LOF_S0_C0_IE_MASK                                                  (0x1 << RTL8389_SERDES_INTERRUPT_CONTROL0_LOF_S0_C0_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LINK_STA_S0_C0_IE_OFFSET                                           (0)
  #define RTL8389_SERDES_INTERRUPT_CONTROL0_LINK_STA_S0_C0_IE_MASK                                             (0x1 << RTL8389_SERDES_INTERRUPT_CONTROL0_LINK_STA_S0_C0_IE_OFFSET)

#define RTL8389_SERDES_INTERRUPT_CONTROL1_ADDR                                                                 (0x1EA8)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S11_IE_OFFSET                                                      (25)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S11_IE_MASK                                                        (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL1_S11_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S10_IE_OFFSET                                                      (20)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S10_IE_MASK                                                        (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL1_S10_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S9_IE_OFFSET                                                       (15)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S9_IE_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL1_S9_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S8_IE_OFFSET                                                       (10)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S8_IE_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL1_S8_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S7_IE_OFFSET                                                       (5)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S7_IE_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL1_S7_IE_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S6_IE_OFFSET                                                       (0)
  #define RTL8389_SERDES_INTERRUPT_CONTROL1_S6_IE_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_CONTROL1_S6_IE_OFFSET)

#define RTL8389_INTRALINK_SERDES_INTERRUPT_CONTROL_ADDR                                                        (0x1EAC)
  #define RTL8389_INTRALINK_SERDES_INTERRUPT_CONTROL_INTRA_S1_IE_OFFSET                                        (5)
  #define RTL8389_INTRALINK_SERDES_INTERRUPT_CONTROL_INTRA_S1_IE_MASK                                          (0x1F << RTL8389_INTRALINK_SERDES_INTERRUPT_CONTROL_INTRA_S1_IE_OFFSET)
  #define RTL8389_INTRALINK_SERDES_INTERRUPT_CONTROL_INTRA_S0_IE_OFFSET                                        (0)
  #define RTL8389_INTRALINK_SERDES_INTERRUPT_CONTROL_INTRA_S0_IE_MASK                                          (0x1F << RTL8389_INTRALINK_SERDES_INTERRUPT_CONTROL_INTRA_S0_IE_OFFSET)

#define RTL8389_SERDES_INTERRUPT_STATUS0_ADDR                                                                  (0x1EB0)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S5_IP_OFFSET                                                        (25)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S5_IP_MASK                                                          (0x1F << RTL8389_SERDES_INTERRUPT_STATUS0_S5_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S4_IP_OFFSET                                                        (20)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S4_IP_MASK                                                          (0x1F << RTL8389_SERDES_INTERRUPT_STATUS0_S4_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S3_IP_OFFSET                                                        (15)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S3_IP_MASK                                                          (0x1F << RTL8389_SERDES_INTERRUPT_STATUS0_S3_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S2_IP_OFFSET                                                        (10)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S2_IP_MASK                                                          (0x1F << RTL8389_SERDES_INTERRUPT_STATUS0_S2_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S1_IP_OFFSET                                                        (5)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_S1_IP_MASK                                                          (0x1F << RTL8389_SERDES_INTERRUPT_STATUS0_S1_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LOS_S0_IP_OFFSET                                                    (4)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LOS_S0_IP_MASK                                                      (0x1 << RTL8389_SERDES_INTERRUPT_STATUS0_LOS_S0_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LOF_S0_C1_IP_OFFSET                                                 (3)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LOF_S0_C1_IP_MASK                                                   (0x1 << RTL8389_SERDES_INTERRUPT_STATUS0_LOF_S0_C1_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LINK_STA_S0_C1_IP_OFFSET                                            (2)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LINK_STA_S0_C1_IP_MASK                                              (0x1 << RTL8389_SERDES_INTERRUPT_STATUS0_LINK_STA_S0_C1_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LOF_S0_C0_IP_OFFSET                                                 (1)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LOF_S0_C0_IP_MASK                                                   (0x1 << RTL8389_SERDES_INTERRUPT_STATUS0_LOF_S0_C0_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LINK_STA_S0_C0_IP_OFFSET                                            (0)
  #define RTL8389_SERDES_INTERRUPT_STATUS0_LINK_STA_S0_C0_IP_MASK                                              (0x1 << RTL8389_SERDES_INTERRUPT_STATUS0_LINK_STA_S0_C0_IP_OFFSET)

#define RTL8389_SERDES_INTERRUPT_STATUS1_ADDR                                                                  (0x1EB4)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S11_IP_OFFSET                                                       (25)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S11_IP_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_STATUS1_S11_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S10_IP_OFFSET                                                       (20)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S10_IP_MASK                                                         (0x1F << RTL8389_SERDES_INTERRUPT_STATUS1_S10_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S9_IP_OFFSET                                                        (15)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S9_IP_MASK                                                          (0x1F << RTL8389_SERDES_INTERRUPT_STATUS1_S9_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S8_IP_OFFSET                                                        (10)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S8_IP_MASK                                                          (0x1F << RTL8389_SERDES_INTERRUPT_STATUS1_S8_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S7_IP_OFFSET                                                        (5)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S7_IP_MASK                                                          (0x1F << RTL8389_SERDES_INTERRUPT_STATUS1_S7_IP_OFFSET)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S6_IP_OFFSET                                                        (0)
  #define RTL8389_SERDES_INTERRUPT_STATUS1_S6_IP_MASK                                                          (0x1F << RTL8389_SERDES_INTERRUPT_STATUS1_S6_IP_OFFSET)

#define RTL8389_INTRALINK_SERDES_INTERRUPT_STATUS_ADDR                                                         (0x1EB8)
  #define RTL8389_INTRALINK_SERDES_INTERRUPT_STATUS_INTRA_S1_IP_OFFSET                                         (5)
  #define RTL8389_INTRALINK_SERDES_INTERRUPT_STATUS_INTRA_S1_IP_MASK                                           (0x1F << RTL8389_INTRALINK_SERDES_INTERRUPT_STATUS_INTRA_S1_IP_OFFSET)
  #define RTL8389_INTRALINK_SERDES_INTERRUPT_STATUS_INTRA_S0_IP_OFFSET                                         (0)
  #define RTL8389_INTRALINK_SERDES_INTERRUPT_STATUS_INTRA_S0_IP_MASK                                           (0x1F << RTL8389_INTRALINK_SERDES_INTERRUPT_STATUS_INTRA_S0_IP_OFFSET)


/*
 * Feature: Central LED Others Registers 
 */
#define RTL8389_PER_PORT_LED_ENABLE_CONTROL_ADDR                                                               (0x1EBC)
  #define RTL8389_PER_PORT_LED_ENABLE_CONTROL_EN_LED_PORT_OFFSET                                               (0)
  #define RTL8389_PER_PORT_LED_ENABLE_CONTROL_EN_LED_PORT_MASK                                                 (0xFFFFFFFF << RTL8389_PER_PORT_LED_ENABLE_CONTROL_EN_LED_PORT_OFFSET)

#define RTL8389_RTCT_CONTROL0_ADDR                                                                             (0x1EC0)
  #define RTL8389_RTCT_CONTROL0_RTCT_START_PAGE_ADD_OFFSET                                                     (21)
  #define RTL8389_RTCT_CONTROL0_RTCT_START_PAGE_ADD_MASK                                                       (0x1F << RTL8389_RTCT_CONTROL0_RTCT_START_PAGE_ADD_OFFSET)
  #define RTL8389_RTCT_CONTROL0_RTCT_START_REG_ADD_OFFSET                                                      (16)
  #define RTL8389_RTCT_CONTROL0_RTCT_START_REG_ADD_MASK                                                        (0x1F << RTL8389_RTCT_CONTROL0_RTCT_START_REG_ADD_OFFSET)
  #define RTL8389_RTCT_CONTROL0_RTCT_START_DATA_OFFSET                                                         (0)
  #define RTL8389_RTCT_CONTROL0_RTCT_START_DATA_MASK                                                           (0xFFFF << RTL8389_RTCT_CONTROL0_RTCT_START_DATA_OFFSET)

#define RTL8389_RTCT_CONTROL1_ADDR                                                                             (0x1EC4)
  #define RTL8389_RTCT_CONTROL1_RTCT_RLT_PAGE_ADD_OFFSET                                                       (21)
  #define RTL8389_RTCT_CONTROL1_RTCT_RLT_PAGE_ADD_MASK                                                         (0x1F << RTL8389_RTCT_CONTROL1_RTCT_RLT_PAGE_ADD_OFFSET)
  #define RTL8389_RTCT_CONTROL1_RTCT_RLT_REG_ADD_OFFSET                                                        (16)
  #define RTL8389_RTCT_CONTROL1_RTCT_RLT_REG_ADD_MASK                                                          (0x1F << RTL8389_RTCT_CONTROL1_RTCT_RLT_REG_ADD_OFFSET)
  #define RTL8389_RTCT_CONTROL1_RTCT_RLT_MASK_OFFSET                                                           (0)
  #define RTL8389_RTCT_CONTROL1_RTCT_RLT_MASK_MASK                                                             (0xFFFF << RTL8389_RTCT_CONTROL1_RTCT_RLT_MASK_OFFSET)


/*
 * Feature: Central PLL Registers 
 */
#define RTL8389_GLOBAL_PLL_CONTROL0_ADDR                                                                       (0x1EC8)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_SDM_OFFSET                                                    (26)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_SDM_MASK                                                      (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_SDM_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_SDM_OFFSET                                                    (25)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_SDM_MASK                                                      (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_SDM_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_SDM_OFFSET                                                    (24)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_SDM_MASK                                                      (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_SDM_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_PLL_MON_OFFSET                                                        (23)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_PLL_MON_MASK                                                          (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_EN_PLL_MON_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_SEL_PLL_MON_OFFSET                                                       (21)
  #define RTL8389_GLOBAL_PLL_CONTROL0_SEL_PLL_MON_MASK                                                         (0x3 << RTL8389_GLOBAL_PLL_CONTROL0_SEL_PLL_MON_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_IF_PLL_OFFSET                                                     (20)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_IF_PLL_MASK                                                       (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_IF_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_SW_PLL_OFFSET                                                     (19)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_SW_PLL_MASK                                                       (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_SW_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_MEM_PLL_OFFSET                                                    (18)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_MEM_PLL_MASK                                                      (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_MEM_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_LXB_PLL_OFFSET                                                    (17)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_LXB_PLL_MASK                                                      (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_LXB_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_CPU_PLL_OFFSET                                                    (16)
  #define RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_CPU_PLL_MASK                                                      (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_BYPASS_CPU_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_MEM_PLL_OFFSET                                                           (12)
  #define RTL8389_GLOBAL_PLL_CONTROL0_MEM_PLL_MASK                                                             (0x7 << RTL8389_GLOBAL_PLL_CONTROL0_MEM_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_LXB_PLL_OFFSET                                                           (8)
  #define RTL8389_GLOBAL_PLL_CONTROL0_LXB_PLL_MASK                                                             (0xF << RTL8389_GLOBAL_PLL_CONTROL0_LXB_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_CPU_PLL_OFFSET                                                           (4)
  #define RTL8389_GLOBAL_PLL_CONTROL0_CPU_PLL_MASK                                                             (0xF << RTL8389_GLOBAL_PLL_CONTROL0_CPU_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_OFFSET                                                        (2)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_MASK                                                          (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_EN_MEM_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_OFFSET                                                        (1)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_MASK                                                          (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_EN_LXB_PLL_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_OFFSET                                                        (0)
  #define RTL8389_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_MASK                                                          (0x1 << RTL8389_GLOBAL_PLL_CONTROL0_EN_CPU_PLL_OFFSET)

#define RTL8389_GLOBAL_PLL_CONTROL1_ADDR                                                                       (0x1ECC)
  #define RTL8389_GLOBAL_PLL_CONTROL1_REG_CPU_PLL_WAVE_SETP_OFFSET                                             (20)
  #define RTL8389_GLOBAL_PLL_CONTROL1_REG_CPU_PLL_WAVE_SETP_MASK                                               (0xFFF << RTL8389_GLOBAL_PLL_CONTROL1_REG_CPU_PLL_WAVE_SETP_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_CK166_OFFSET                                                 (17)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_CK166_MASK                                                   (0x1 << RTL8389_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_CK166_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_CK166_OFFSET                                                 (16)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_CK166_MASK                                                   (0x1 << RTL8389_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_CK166_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_CK166_OFFSET                                                 (15)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_CK166_MASK                                                   (0x1 << RTL8389_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_CK166_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_FREF_OFFSET                                                  (14)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_FREF_MASK                                                    (0x1 << RTL8389_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_FREF_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_FREF_OFFSET                                                  (13)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_FREF_MASK                                                    (0x1 << RTL8389_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_FREF_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_FREF_OFFSET                                                  (12)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_FREF_MASK                                                    (0x1 << RTL8389_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_FREF_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_DIV_OFFSET                                                   (8)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_DIV_MASK                                                     (0xF << RTL8389_GLOBAL_PLL_CONTROL1_SEL_MEM_PLL_DIV_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_DIV_OFFSET                                                   (4)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_DIV_MASK                                                     (0xF << RTL8389_GLOBAL_PLL_CONTROL1_SEL_LXB_PLL_DIV_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_DIV_OFFSET                                                   (0)
  #define RTL8389_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_DIV_MASK                                                     (0xF << RTL8389_GLOBAL_PLL_CONTROL1_SEL_CPU_PLL_DIV_OFFSET)

#define RTL8389_CPU_PLL_CONTROL0_ADDR                                                                          (0x1ED0)
  #define RTL8389_CPU_PLL_CONTROL0_EN_CPU_DOWNSPREAD_OFFSET                                                    (30)
  #define RTL8389_CPU_PLL_CONTROL0_EN_CPU_DOWNSPREAD_MASK                                                      (0x1 << RTL8389_CPU_PLL_CONTROL0_EN_CPU_DOWNSPREAD_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL0_SEL_CPU_PLL_DIVIDER_OFFSET                                                  (24)
  #define RTL8389_CPU_PLL_CONTROL0_SEL_CPU_PLL_DIVIDER_MASK                                                    (0x1F << RTL8389_CPU_PLL_CONTROL0_SEL_CPU_PLL_DIVIDER_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL0_SEL_CPU_PLL_WAVE_OFFSET                                                     (12)
  #define RTL8389_CPU_PLL_CONTROL0_SEL_CPU_PLL_WAVE_MASK                                                       (0xFFF << RTL8389_CPU_PLL_CONTROL0_SEL_CPU_PLL_WAVE_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL0_SEL_CPU_PLL_OFFSET_OFFSET                                                   (0)
  #define RTL8389_CPU_PLL_CONTROL0_SEL_CPU_PLL_OFFSET_MASK                                                     (0xFFF << RTL8389_CPU_PLL_CONTROL0_SEL_CPU_PLL_OFFSET_OFFSET)

#define RTL8389_LEXTRABUST_PLL_CONTROL0_ADDR                                                                   (0x1ED4)
  #define RTL8389_LEXTRABUST_PLL_CONTROL0_EN_LXB_DOWNSPREAD_OFFSET                                             (30)
  #define RTL8389_LEXTRABUST_PLL_CONTROL0_EN_LXB_DOWNSPREAD_MASK                                               (0x1 << RTL8389_LEXTRABUST_PLL_CONTROL0_EN_LXB_DOWNSPREAD_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL0_SEL_LXB_PLL_DIVIDER_OFFSET                                           (24)
  #define RTL8389_LEXTRABUST_PLL_CONTROL0_SEL_LXB_PLL_DIVIDER_MASK                                             (0x1F << RTL8389_LEXTRABUST_PLL_CONTROL0_SEL_LXB_PLL_DIVIDER_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL0_SEL_LXB_PLL_WAVE_OFFSET                                              (12)
  #define RTL8389_LEXTRABUST_PLL_CONTROL0_SEL_LXB_PLL_WAVE_MASK                                                (0xFFF << RTL8389_LEXTRABUST_PLL_CONTROL0_SEL_LXB_PLL_WAVE_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL0_SEL_LXB_PLL_OFFSET_OFFSET                                            (0)
  #define RTL8389_LEXTRABUST_PLL_CONTROL0_SEL_LXB_PLL_OFFSET_MASK                                              (0xFFF << RTL8389_LEXTRABUST_PLL_CONTROL0_SEL_LXB_PLL_OFFSET_OFFSET)

#define RTL8389_MEMORY_PLL_CONTROL0_ADDR                                                                       (0x1ED8)
  #define RTL8389_MEMORY_PLL_CONTROL0_EN_MEM_DOWNSPREAD_OFFSET                                                 (30)
  #define RTL8389_MEMORY_PLL_CONTROL0_EN_MEM_DOWNSPREAD_MASK                                                   (0x1 << RTL8389_MEMORY_PLL_CONTROL0_EN_MEM_DOWNSPREAD_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_DIVIDER_OFFSET                                               (24)
  #define RTL8389_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_DIVIDER_MASK                                                 (0x1F << RTL8389_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_DIVIDER_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_WAVE_OFFSET                                                  (12)
  #define RTL8389_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_WAVE_MASK                                                    (0xFFF << RTL8389_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_WAVE_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_OFFSET_OFFSET                                                (0)
  #define RTL8389_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_OFFSET_MASK                                                  (0xFFF << RTL8389_MEMORY_PLL_CONTROL0_SEL_MEM_PLL_OFFSET_OFFSET)

#define RTL8389_CPU_PLL_CONTROL1_ADDR                                                                          (0x1EDC)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_CLKRDY_OFFSET                                                       (24)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_CLKRDY_MASK                                                         (0x3 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_CLKRDY_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_IBOOST_OFFSET                                                       (23)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_IBOOST_MASK                                                         (0x1 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_IBOOST_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_VCO_BAND_OFFSET                                                 (22)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_VCO_BAND_MASK                                                   (0x1 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_VCO_BAND_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_R_OFFSET                                                        (19)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_R_MASK                                                          (0x7 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_R_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_ORDER_OFFSET                                                    (18)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_ORDER_MASK                                                      (0x1 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_ORDER_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_ICP_OFFSET                                                      (15)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_ICP_MASK                                                        (0x7 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_ICP_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_DIV_N_OFFSET                                                    (9)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_DIV_N_MASK                                                      (0x3F << RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_DIV_N_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_DITHER_OFFSET                                                   (7)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_DITHER_MASK                                                     (0x3 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_DITHER_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_C2_OFFSET                                                       (4)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_C2_MASK                                                         (0x7 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_C2_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_C1_OFFSET                                                       (1)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_C1_MASK                                                         (0x7 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_C1_OFFSET)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_BAND_MANUAL_OFFSET                                              (0)
  #define RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_BAND_MANUAL_MASK                                                (0x1 << RTL8389_CPU_PLL_CONTROL1_REG_CPU_PLL_BAND_MANUAL_OFFSET)

#define RTL8389_LEXTRABUST_PLL_CONTROL1_ADDR                                                                   (0x1EE0)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_CLKRDY_OFFSET                                                (24)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_CLKRDY_MASK                                                  (0x3 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_CLKRDY_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_IBOOST_OFFSET                                                (23)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_IBOOST_MASK                                                  (0x1 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_IBOOST_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_VCO_BAND_OFFSET                                          (22)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_VCO_BAND_MASK                                            (0x1 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_VCO_BAND_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_R_OFFSET                                                 (19)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_R_MASK                                                   (0x7 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_R_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_ORDER_OFFSET                                             (18)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_ORDER_MASK                                               (0x1 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_ORDER_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_ICP_OFFSET                                               (15)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_ICP_MASK                                                 (0x7 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_ICP_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_DIV_N_OFFSET                                             (9)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_DIV_N_MASK                                               (0x3F << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_DIV_N_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_DITHER_OFFSET                                            (7)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_DITHER_MASK                                              (0x3 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_DITHER_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_C2_OFFSET                                                (4)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_C2_MASK                                                  (0x7 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_C2_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_C1_OFFSET                                                (1)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_C1_MASK                                                  (0x7 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_C1_OFFSET)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_BAND_MANUAL_OFFSET                                       (0)
  #define RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_BAND_MANUAL_MASK                                         (0x1 << RTL8389_LEXTRABUST_PLL_CONTROL1_REG_LXB_PLL_BAND_MANUAL_OFFSET)

#define RTL8389_MEMORY_PLL_CONTROL1_ADDR                                                                       (0x1EE4)
  #define RTL8389_MEMORY_PLL_CONTROL1_MEM_RXCLK_DLY_OFFSET                                                     (26)
  #define RTL8389_MEMORY_PLL_CONTROL1_MEM_RXCLK_DLY_MASK                                                       (0x7 << RTL8389_MEMORY_PLL_CONTROL1_MEM_RXCLK_DLY_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_CLKRDY_OFFSET                                                    (24)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_CLKRDY_MASK                                                      (0x3 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_CLKRDY_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_IBOOST_OFFSET                                                    (23)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_IBOOST_MASK                                                      (0x1 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_IBOOST_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_VCO_BAND_OFFSET                                              (22)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_VCO_BAND_MASK                                                (0x1 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_VCO_BAND_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_R_OFFSET                                                     (19)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_R_MASK                                                       (0x7 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_R_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ORDER_OFFSET                                                 (18)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ORDER_MASK                                                   (0x1 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ORDER_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ICP_OFFSET                                                   (15)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ICP_MASK                                                     (0x7 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_ICP_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DIV_N_OFFSET                                                 (9)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DIV_N_MASK                                                   (0x3F << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DIV_N_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DITHER_OFFSET                                                (7)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DITHER_MASK                                                  (0x3 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_DITHER_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C2_OFFSET                                                    (4)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C2_MASK                                                      (0x7 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C2_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C1_OFFSET                                                    (1)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C1_MASK                                                      (0x7 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_C1_OFFSET)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_BAND_MANUAL_OFFSET                                           (0)
  #define RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_BAND_MANUAL_MASK                                             (0x1 << RTL8389_MEMORY_PLL_CONTROL1_REG_MEM_PLL_BAND_MANUAL_OFFSET)

#define RTL8389_GLOBAL_PLL_CONTROL2_ADDR                                                                       (0x1EE8)
  #define RTL8389_GLOBAL_PLL_CONTROL2_REG_MEM_PLL_WAVE_SETP_OFFSET                                             (20)
  #define RTL8389_GLOBAL_PLL_CONTROL2_REG_MEM_PLL_WAVE_SETP_MASK                                               (0xFFF << RTL8389_GLOBAL_PLL_CONTROL2_REG_MEM_PLL_WAVE_SETP_OFFSET)
  #define RTL8389_GLOBAL_PLL_CONTROL2_REG_LXB_PLL_WAVE_SETP_OFFSET                                             (8)
  #define RTL8389_GLOBAL_PLL_CONTROL2_REG_LXB_PLL_WAVE_SETP_MASK                                               (0xFFF << RTL8389_GLOBAL_PLL_CONTROL2_REG_LXB_PLL_WAVE_SETP_OFFSET)

#define RTL8389_SWITCH_PLL_CONTROL0_ADDR                                                                       (0x1EEC)
  #define RTL8389_SWITCH_PLL_CONTROL0_SEL_SW_PLL_FREF_OFFSET                                                   (17)
  #define RTL8389_SWITCH_PLL_CONTROL0_SEL_SW_PLL_FREF_MASK                                                     (0x1 << RTL8389_SWITCH_PLL_CONTROL0_SEL_SW_PLL_FREF_OFFSET)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_CLKRDY_OFFSET                                                     (15)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_CLKRDY_MASK                                                       (0x3 << RTL8389_SWITCH_PLL_CONTROL0_REG_SW_CLKRDY_OFFSET)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_IBOOST_OFFSET                                                     (14)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_IBOOST_MASK                                                       (0x1 << RTL8389_SWITCH_PLL_CONTROL0_REG_SW_IBOOST_OFFSET)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_VCO_BAND_OFFSET                                               (13)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_VCO_BAND_MASK                                                 (0x1 << RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_VCO_BAND_OFFSET)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_R_OFFSET                                                      (10)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_R_MASK                                                        (0x7 << RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_R_OFFSET)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_ICP_OFFSET                                                    (7)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_ICP_MASK                                                      (0x7 << RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_ICP_OFFSET)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_C2_OFFSET                                                     (4)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_C2_MASK                                                       (0x7 << RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_C2_OFFSET)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_C1_OFFSET                                                     (1)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_C1_MASK                                                       (0x7 << RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_C1_OFFSET)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_BAND_MANUAL_OFFSET                                            (0)
  #define RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_BAND_MANUAL_MASK                                              (0x1 << RTL8389_SWITCH_PLL_CONTROL0_REG_SW_PLL_BAND_MANUAL_OFFSET)

#define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_ADDR                                                           (0x1EF0)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_NADJR_OFFSET                                             (20)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_NADJR_MASK                                               (0xF << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_NADJR_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_PADJR_OFFSET                                             (16)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_PADJR_MASK                                               (0xF << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_PADJR_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_ZTUNE_OFFSET                                             (15)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_ZTUNE_MASK                                               (0x1 << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_ZTUNE_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_Z0_OK_OFFSET                                             (14)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_Z0_OK_MASK                                               (0x1 << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_Z0_OK_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_BANDGAP_OFFSET                                           (12)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_BANDGAP_MASK                                             (0x3 << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_BANDGAP_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_EN_SYNC_OCP_MEM_OFFSET                                       (11)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_EN_SYNC_OCP_MEM_MASK                                         (0x1 << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_EN_SYNC_OCP_MEM_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_SEL_NOR_BUS_OFFSET                                           (10)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_SEL_NOR_BUS_MASK                                             (0x1 << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_SEL_NOR_BUS_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_IB_OFFSET                                                (4)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_IB_MASK                                                  (0x3 << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_IB_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_BG_OFFSET                                                (2)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_BG_MASK                                                  (0x3 << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_BG_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_NAUTO_K_OFFSET                                           (1)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_NAUTO_K_MASK                                             (0x1 << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_NAUTO_K_OFFSET)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_PAUTO_K_OFFSET                                           (0)
  #define RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_PAUTO_K_MASK                                             (0x1 << RTL8389_BIAS_AND_POWER_ON_RESET_CONTROL_REG_PAUTO_K_OFFSET)


/*
 * Feature: ALE VLAN Registers 
 */
#define RTL8389_VLAN_CONTROL_ADDR                                                                              (0x1F00)
  #define RTL8389_VLAN_CONTROL_P27_L2LIMACT_TRAP_OFFSET                                                        (31)
  #define RTL8389_VLAN_CONTROL_P27_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P27_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P26_L2LIMACT_TRAP_OFFSET                                                        (30)
  #define RTL8389_VLAN_CONTROL_P26_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P26_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P25_L2LIMACT_TRAP_OFFSET                                                        (29)
  #define RTL8389_VLAN_CONTROL_P25_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P25_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P24_L2LIMACT_TRAP_OFFSET                                                        (28)
  #define RTL8389_VLAN_CONTROL_P24_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P24_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P23_L2LIMACT_TRAP_OFFSET                                                        (27)
  #define RTL8389_VLAN_CONTROL_P23_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P23_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P22_L2LIMACT_TRAP_OFFSET                                                        (26)
  #define RTL8389_VLAN_CONTROL_P22_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P22_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P21_L2LIMACT_TRAP_OFFSET                                                        (25)
  #define RTL8389_VLAN_CONTROL_P21_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P21_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P20_L2LIMACT_TRAP_OFFSET                                                        (24)
  #define RTL8389_VLAN_CONTROL_P20_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P20_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P19_L2LIMACT_TRAP_OFFSET                                                        (23)
  #define RTL8389_VLAN_CONTROL_P19_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P19_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P18_L2LIMACT_TRAP_OFFSET                                                        (22)
  #define RTL8389_VLAN_CONTROL_P18_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P18_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P17_L2LIMACT_TRAP_OFFSET                                                        (21)
  #define RTL8389_VLAN_CONTROL_P17_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P17_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P16_L2LIMACT_TRAP_OFFSET                                                        (20)
  #define RTL8389_VLAN_CONTROL_P16_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P16_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P15_L2LIMACT_TRAP_OFFSET                                                        (19)
  #define RTL8389_VLAN_CONTROL_P15_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P15_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P14_L2LIMACT_TRAP_OFFSET                                                        (18)
  #define RTL8389_VLAN_CONTROL_P14_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P14_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P13_L2LIMACT_TRAP_OFFSET                                                        (17)
  #define RTL8389_VLAN_CONTROL_P13_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P13_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P12_L2LIMACT_TRAP_OFFSET                                                        (16)
  #define RTL8389_VLAN_CONTROL_P12_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P12_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P11_L2LIMACT_TRAP_OFFSET                                                        (15)
  #define RTL8389_VLAN_CONTROL_P11_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P11_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P10_L2LIMACT_TRAP_OFFSET                                                        (14)
  #define RTL8389_VLAN_CONTROL_P10_L2LIMACT_TRAP_MASK                                                          (0x1 << RTL8389_VLAN_CONTROL_P10_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P9_L2LIMACT_TRAP_OFFSET                                                         (13)
  #define RTL8389_VLAN_CONTROL_P9_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P9_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P8_L2LIMACT_TRAP_OFFSET                                                         (12)
  #define RTL8389_VLAN_CONTROL_P8_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P8_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P7_L2LIMACT_TRAP_OFFSET                                                         (11)
  #define RTL8389_VLAN_CONTROL_P7_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P7_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P6_L2LIMACT_TRAP_OFFSET                                                         (10)
  #define RTL8389_VLAN_CONTROL_P6_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P6_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P5_L2LIMACT_TRAP_OFFSET                                                         (9)
  #define RTL8389_VLAN_CONTROL_P5_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P5_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P4_L2LIMACT_TRAP_OFFSET                                                         (8)
  #define RTL8389_VLAN_CONTROL_P4_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P4_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P3_L2LIMACT_TRAP_OFFSET                                                         (7)
  #define RTL8389_VLAN_CONTROL_P3_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P3_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P2_L2LIMACT_TRAP_OFFSET                                                         (6)
  #define RTL8389_VLAN_CONTROL_P2_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P2_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P1_L2LIMACT_TRAP_OFFSET                                                         (5)
  #define RTL8389_VLAN_CONTROL_P1_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P1_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_P0_L2LIMACT_TRAP_OFFSET                                                         (4)
  #define RTL8389_VLAN_CONTROL_P0_L2LIMACT_TRAP_MASK                                                           (0x1 << RTL8389_VLAN_CONTROL_P0_L2LIMACT_TRAP_OFFSET)
  #define RTL8389_VLAN_CONTROL_EN_VLAN_OFFSET                                                                  (3)
  #define RTL8389_VLAN_CONTROL_EN_VLAN_MASK                                                                    (0x1 << RTL8389_VLAN_CONTROL_EN_VLAN_OFFSET)
  #define RTL8389_VLAN_CONTROL_EN_IGR_FLT_OFFSET                                                               (2)
  #define RTL8389_VLAN_CONTROL_EN_IGR_FLT_MASK                                                                 (0x1 << RTL8389_VLAN_CONTROL_EN_IGR_FLT_OFFSET)
  #define RTL8389_VLAN_CONTROL_EN_VLEAKY_OFFSET                                                                (1)
  #define RTL8389_VLAN_CONTROL_EN_VLEAKY_MASK                                                                  (0x1 << RTL8389_VLAN_CONTROL_EN_VLEAKY_OFFSET)
  #define RTL8389_VLAN_CONTROL_EN_VERR2CPU_OFFSET                                                              (0)
  #define RTL8389_VLAN_CONTROL_EN_VERR2CPU_MASK                                                                (0x1 << RTL8389_VLAN_CONTROL_EN_VERR2CPU_OFFSET)

#define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_ADDR                                                   (0x1F04)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P15_TAG_ACCEPT_OFFSET                                (30)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P15_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P15_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P14_TAG_ACCEPT_OFFSET                                (28)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P14_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P14_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P13_TAG_ACCEPT_OFFSET                                (26)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P13_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P13_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P12_TAG_ACCEPT_OFFSET                                (24)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P12_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P12_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P11_TAG_ACCEPT_OFFSET                                (22)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P11_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P11_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P10_TAG_ACCEPT_OFFSET                                (20)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P10_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P10_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P9_TAG_ACCEPT_OFFSET                                 (18)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P9_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P9_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P8_TAG_ACCEPT_OFFSET                                 (16)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P8_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P8_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P7_TAG_ACCEPT_OFFSET                                 (14)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P7_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P7_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P6_TAG_ACCEPT_OFFSET                                 (12)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P6_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P6_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P5_TAG_ACCEPT_OFFSET                                 (10)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P5_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P5_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P4_TAG_ACCEPT_OFFSET                                 (8)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P4_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P4_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P3_TAG_ACCEPT_OFFSET                                 (6)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P3_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P3_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P2_TAG_ACCEPT_OFFSET                                 (4)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P2_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P2_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P1_TAG_ACCEPT_OFFSET                                 (2)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P1_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P1_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P0_TAG_ACCEPT_OFFSET                                 (0)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P0_TAG_ACCEPT_MASK                                   (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL0_P0_TAG_ACCEPT_OFFSET)

#define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_ADDR                                                   (0x1F08)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P28_TAG_ACCEPT_OFFSET                                (24)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P28_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P28_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P27_TAG_ACCEPT_OFFSET                                (22)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P27_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P27_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P26_TAG_ACCEPT_OFFSET                                (20)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P26_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P26_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P25_TAG_ACCEPT_OFFSET                                (18)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P25_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P25_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P24_TAG_ACCEPT_OFFSET                                (16)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P24_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P24_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P23_TAG_ACCEPT_OFFSET                                (14)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P23_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P23_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P22_TAG_ACCEPT_OFFSET                                (12)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P22_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P22_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P21_TAG_ACCEPT_OFFSET                                (10)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P21_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P21_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P20_TAG_ACCEPT_OFFSET                                (8)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P20_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P20_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P19_TAG_ACCEPT_OFFSET                                (6)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P19_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P19_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P18_TAG_ACCEPT_OFFSET                                (4)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P18_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P18_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P17_TAG_ACCEPT_OFFSET                                (2)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P17_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P17_TAG_ACCEPT_OFFSET)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P16_TAG_ACCEPT_OFFSET                                (0)
  #define RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P16_TAG_ACCEPT_MASK                                  (0x3 << RTL8389_VLAN_ACCEPT_TAGGED_OR_UNTAGGED_CONTROL1_P16_TAG_ACCEPT_OFFSET)

#define RTL8389_EN_EGRESS_CONTROL_ADDR                                                                         (0x1F0C)
  #define RTL8389_EN_EGRESS_CONTROL_EN_EGRESS_OFFSET                                                           (0)
  #define RTL8389_EN_EGRESS_CONTROL_EN_EGRESS_MASK                                                             (0x1FFFFFFF << RTL8389_EN_EGRESS_CONTROL_EN_EGRESS_OFFSET)


/*
 * Feature: ALE Flow Table Registers 
 */
#define RTL8389_FLOW_TABLE_CONTROL_ADDR                                                                        (0x1F10)
  #define RTL8389_FLOW_TABLE_CONTROL_CUTLINE_OFFSET                                                            (3)
  #define RTL8389_FLOW_TABLE_CONTROL_CUTLINE_MASK                                                              (0xF << RTL8389_FLOW_TABLE_CONTROL_CUTLINE_OFFSET)
  #define RTL8389_FLOW_TABLE_CONTROL_PIE89_MODE_OFFSET                                                         (1)
  #define RTL8389_FLOW_TABLE_CONTROL_PIE89_MODE_MASK                                                           (0x3 << RTL8389_FLOW_TABLE_CONTROL_PIE89_MODE_OFFSET)
  #define RTL8389_FLOW_TABLE_CONTROL_EN_PIE89_OFFSET                                                           (0)
  #define RTL8389_FLOW_TABLE_CONTROL_EN_PIE89_MASK                                                             (0x1 << RTL8389_FLOW_TABLE_CONTROL_EN_PIE89_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_ADDR                                                         (0x1F14)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P1PPRI_OFFSET                                              (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P1PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P1PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P1PVID_OFFSET                                              (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P1PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P1PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P0PPRI_OFFSET                                              (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P0PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P0PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P0PVID_OFFSET                                              (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P0PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL0_P0PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_ADDR                                                         (0x1F18)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P3PPRI_OFFSET                                              (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P3PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P3PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P3PVID_OFFSET                                              (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P3PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P3PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P2PPRI_OFFSET                                              (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P2PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P2PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P2PVID_OFFSET                                              (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P2PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL1_P2PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_ADDR                                                         (0x1F1C)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P5PPRI_OFFSET                                              (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P5PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P5PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P5PVID_OFFSET                                              (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P5PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P5PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P4PPRI_OFFSET                                              (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P4PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P4PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P4PVID_OFFSET                                              (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P4PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL2_P4PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_ADDR                                                         (0x1F20)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P7PPRI_OFFSET                                              (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P7PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P7PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P7PVID_OFFSET                                              (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P7PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P7PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P6PPRI_OFFSET                                              (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P6PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P6PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P6PVID_OFFSET                                              (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P6PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL3_P6PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_ADDR                                                         (0x1F24)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P9PPRI_OFFSET                                              (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P9PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P9PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P9PVID_OFFSET                                              (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P9PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P9PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P8PPRI_OFFSET                                              (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P8PPRI_MASK                                                (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P8PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P8PVID_OFFSET                                              (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P8PVID_MASK                                                (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL4_P8PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_ADDR                                                         (0x1F28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P11PPRI_OFFSET                                             (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P11PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P11PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P11PVID_OFFSET                                             (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P11PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P11PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P10PPRI_OFFSET                                             (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P10PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P10PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P10PVID_OFFSET                                             (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P10PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL5_P10PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_ADDR                                                         (0x1F2C)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P13PPRI_OFFSET                                             (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P13PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P13PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P13PVID_OFFSET                                             (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P13PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P13PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P12PPRI_OFFSET                                             (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P12PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P12PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P12PVID_OFFSET                                             (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P12PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL6_P12PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_ADDR                                                         (0x1F30)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P15PPRI_OFFSET                                             (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P15PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P15PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P15PVID_OFFSET                                             (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P15PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P15PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P14PPRI_OFFSET                                             (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P14PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P14PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P14PVID_OFFSET                                             (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P14PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL7_P14PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_ADDR                                                         (0x1F34)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P17PPRI_OFFSET                                             (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P17PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P17PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P17PVID_OFFSET                                             (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P17PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P17PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P16PPRI_OFFSET                                             (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P16PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P16PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P16PVID_OFFSET                                             (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P16PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL8_P16PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_ADDR                                                         (0x1F38)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P19PPRI_OFFSET                                             (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P19PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P19PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P19PVID_OFFSET                                             (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P19PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P19PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P18PPRI_OFFSET                                             (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P18PPRI_MASK                                               (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P18PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P18PVID_OFFSET                                             (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P18PVID_MASK                                               (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL9_P18PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_ADDR                                                        (0x1F3C)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P21PPRI_OFFSET                                            (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P21PPRI_MASK                                              (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P21PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P21PVID_OFFSET                                            (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P21PVID_MASK                                              (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P21PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P20PPRI_OFFSET                                            (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P20PPRI_MASK                                              (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P20PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P20PVID_OFFSET                                            (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P20PVID_MASK                                              (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL10_P20PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_ADDR                                                        (0x1F40)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P23PPRI_OFFSET                                            (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P23PPRI_MASK                                              (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P23PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P23PVID_OFFSET                                            (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P23PVID_MASK                                              (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P23PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P22PPRI_OFFSET                                            (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P22PPRI_MASK                                              (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P22PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P22PVID_OFFSET                                            (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P22PVID_MASK                                              (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL11_P22PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_ADDR                                                        (0x1F44)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P25PPRI_OFFSET                                            (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P25PPRI_MASK                                              (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P25PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P25PVID_OFFSET                                            (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P25PVID_MASK                                              (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P25PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P24PPRI_OFFSET                                            (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P24PPRI_MASK                                              (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P24PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P24PVID_OFFSET                                            (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P24PVID_MASK                                              (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL12_P24PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_ADDR                                                        (0x1F48)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P27PPRI_OFFSET                                            (28)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P27PPRI_MASK                                              (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P27PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P27PVID_OFFSET                                            (16)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P27PVID_MASK                                              (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P27PVID_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P26PPRI_OFFSET                                            (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P26PPRI_MASK                                              (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P26PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P26PVID_OFFSET                                            (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P26PVID_MASK                                              (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL13_P26PVID_OFFSET)

#define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL14_ADDR                                                        (0x1F4C)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL14_P28PPRI_OFFSET                                            (12)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL14_P28PPRI_MASK                                              (0x7 << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL14_P28PPRI_OFFSET)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL14_P28PVID_OFFSET                                            (0)
  #define RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL14_P28PVID_MASK                                              (0xFFF << RTL8389_TAG_BASED_AND_PORT_BASED_CONTROL14_P28PVID_OFFSET)


/*
 * Feature: ALE QinQ Registers 
 */
#define RTL8389_SVLAN_ID0_ADDR                                                                                 (0x1F50)
  #define RTL8389_SVLAN_ID0_SVID1_OFFSET                                                                       (16)
  #define RTL8389_SVLAN_ID0_SVID1_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID0_SVID1_OFFSET)
  #define RTL8389_SVLAN_ID0_SVID0_OFFSET                                                                       (0)
  #define RTL8389_SVLAN_ID0_SVID0_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID0_SVID0_OFFSET)

#define RTL8389_SVLAN_ID1_ADDR                                                                                 (0x1F54)
  #define RTL8389_SVLAN_ID1_SVID3_OFFSET                                                                       (16)
  #define RTL8389_SVLAN_ID1_SVID3_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID1_SVID3_OFFSET)
  #define RTL8389_SVLAN_ID1_SVID2_OFFSET                                                                       (0)
  #define RTL8389_SVLAN_ID1_SVID2_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID1_SVID2_OFFSET)

#define RTL8389_SVLAN_ID2_ADDR                                                                                 (0x1F58)
  #define RTL8389_SVLAN_ID2_SVID5_OFFSET                                                                       (16)
  #define RTL8389_SVLAN_ID2_SVID5_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID2_SVID5_OFFSET)
  #define RTL8389_SVLAN_ID2_SVID4_OFFSET                                                                       (0)
  #define RTL8389_SVLAN_ID2_SVID4_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID2_SVID4_OFFSET)

#define RTL8389_SVLAN_ID3_ADDR                                                                                 (0x1F5C)
  #define RTL8389_SVLAN_ID3_SVID7_OFFSET                                                                       (16)
  #define RTL8389_SVLAN_ID3_SVID7_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID3_SVID7_OFFSET)
  #define RTL8389_SVLAN_ID3_SVID6_OFFSET                                                                       (0)
  #define RTL8389_SVLAN_ID3_SVID6_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID3_SVID6_OFFSET)

#define RTL8389_SVLAN_ID4_ADDR                                                                                 (0x1F60)
  #define RTL8389_SVLAN_ID4_SVID9_OFFSET                                                                       (16)
  #define RTL8389_SVLAN_ID4_SVID9_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID4_SVID9_OFFSET)
  #define RTL8389_SVLAN_ID4_SVID8_OFFSET                                                                       (0)
  #define RTL8389_SVLAN_ID4_SVID8_MASK                                                                         (0xFFF << RTL8389_SVLAN_ID4_SVID8_OFFSET)

#define RTL8389_SVLAN_ID5_ADDR                                                                                 (0x1F64)
  #define RTL8389_SVLAN_ID5_SVID11_OFFSET                                                                      (16)
  #define RTL8389_SVLAN_ID5_SVID11_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID5_SVID11_OFFSET)
  #define RTL8389_SVLAN_ID5_SVID10_OFFSET                                                                      (0)
  #define RTL8389_SVLAN_ID5_SVID10_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID5_SVID10_OFFSET)

#define RTL8389_SVLAN_ID6_ADDR                                                                                 (0x1F68)
  #define RTL8389_SVLAN_ID6_SVID13_OFFSET                                                                      (16)
  #define RTL8389_SVLAN_ID6_SVID13_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID6_SVID13_OFFSET)
  #define RTL8389_SVLAN_ID6_SVID12_OFFSET                                                                      (0)
  #define RTL8389_SVLAN_ID6_SVID12_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID6_SVID12_OFFSET)

#define RTL8389_SVLAN_ID7_ADDR                                                                                 (0x1F6C)
  #define RTL8389_SVLAN_ID7_SVID15_OFFSET                                                                      (16)
  #define RTL8389_SVLAN_ID7_SVID15_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID7_SVID15_OFFSET)
  #define RTL8389_SVLAN_ID7_SVID14_OFFSET                                                                      (0)
  #define RTL8389_SVLAN_ID7_SVID14_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID7_SVID14_OFFSET)

#define RTL8389_SVLAN_ID8_ADDR                                                                                 (0x1F70)
  #define RTL8389_SVLAN_ID8_SVID17_OFFSET                                                                      (16)
  #define RTL8389_SVLAN_ID8_SVID17_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID8_SVID17_OFFSET)
  #define RTL8389_SVLAN_ID8_SVID16_OFFSET                                                                      (0)
  #define RTL8389_SVLAN_ID8_SVID16_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID8_SVID16_OFFSET)

#define RTL8389_SVLAN_ID9_ADDR                                                                                 (0x1F74)
  #define RTL8389_SVLAN_ID9_SVID19_OFFSET                                                                      (16)
  #define RTL8389_SVLAN_ID9_SVID19_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID9_SVID19_OFFSET)
  #define RTL8389_SVLAN_ID9_SVID18_OFFSET                                                                      (0)
  #define RTL8389_SVLAN_ID9_SVID18_MASK                                                                        (0xFFF << RTL8389_SVLAN_ID9_SVID18_OFFSET)

#define RTL8389_SVLAN_ID10_ADDR                                                                                (0x1F78)
  #define RTL8389_SVLAN_ID10_SVID21_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID10_SVID21_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID10_SVID21_OFFSET)
  #define RTL8389_SVLAN_ID10_SVID20_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID10_SVID20_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID10_SVID20_OFFSET)

#define RTL8389_SVLAN_ID11_ADDR                                                                                (0x1F7C)
  #define RTL8389_SVLAN_ID11_SVID23_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID11_SVID23_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID11_SVID23_OFFSET)
  #define RTL8389_SVLAN_ID11_SVID22_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID11_SVID22_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID11_SVID22_OFFSET)

#define RTL8389_SVLAN_ID12_ADDR                                                                                (0x1F80)
  #define RTL8389_SVLAN_ID12_SVID25_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID12_SVID25_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID12_SVID25_OFFSET)
  #define RTL8389_SVLAN_ID12_SVID24_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID12_SVID24_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID12_SVID24_OFFSET)

#define RTL8389_SVLAN_ID13_ADDR                                                                                (0x1F84)
  #define RTL8389_SVLAN_ID13_SVID27_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID13_SVID27_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID13_SVID27_OFFSET)
  #define RTL8389_SVLAN_ID13_SVID26_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID13_SVID26_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID13_SVID26_OFFSET)

#define RTL8389_SVLAN_ID14_ADDR                                                                                (0x1F88)
  #define RTL8389_SVLAN_ID14_SVID29_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID14_SVID29_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID14_SVID29_OFFSET)
  #define RTL8389_SVLAN_ID14_SVID28_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID14_SVID28_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID14_SVID28_OFFSET)

#define RTL8389_SVLAN_ID15_ADDR                                                                                (0x1F8C)
  #define RTL8389_SVLAN_ID15_SVID31_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID15_SVID31_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID15_SVID31_OFFSET)
  #define RTL8389_SVLAN_ID15_SVID30_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID15_SVID30_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID15_SVID30_OFFSET)

#define RTL8389_SVLAN_ID16_ADDR                                                                                (0x1F90)
  #define RTL8389_SVLAN_ID16_SVID33_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID16_SVID33_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID16_SVID33_OFFSET)
  #define RTL8389_SVLAN_ID16_SVID32_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID16_SVID32_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID16_SVID32_OFFSET)

#define RTL8389_SVLAN_ID17_ADDR                                                                                (0x1F94)
  #define RTL8389_SVLAN_ID17_SVID35_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID17_SVID35_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID17_SVID35_OFFSET)
  #define RTL8389_SVLAN_ID17_SVID34_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID17_SVID34_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID17_SVID34_OFFSET)

#define RTL8389_SVLAN_ID18_ADDR                                                                                (0x1F98)
  #define RTL8389_SVLAN_ID18_SVID37_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID18_SVID37_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID18_SVID37_OFFSET)
  #define RTL8389_SVLAN_ID18_SVID36_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID18_SVID36_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID18_SVID36_OFFSET)

#define RTL8389_SVLAN_ID19_ADDR                                                                                (0x1F9C)
  #define RTL8389_SVLAN_ID19_SVID39_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID19_SVID39_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID19_SVID39_OFFSET)
  #define RTL8389_SVLAN_ID19_SVID38_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID19_SVID38_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID19_SVID38_OFFSET)

#define RTL8389_SVLAN_ID20_ADDR                                                                                (0x1FA0)
  #define RTL8389_SVLAN_ID20_SVID41_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID20_SVID41_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID20_SVID41_OFFSET)
  #define RTL8389_SVLAN_ID20_SVID40_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID20_SVID40_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID20_SVID40_OFFSET)

#define RTL8389_SVLAN_ID21_ADDR                                                                                (0x1FA4)
  #define RTL8389_SVLAN_ID21_SVID43_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID21_SVID43_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID21_SVID43_OFFSET)
  #define RTL8389_SVLAN_ID21_SVID42_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID21_SVID42_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID21_SVID42_OFFSET)

#define RTL8389_SVLAN_ID22_ADDR                                                                                (0x1FA8)
  #define RTL8389_SVLAN_ID22_SVID45_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID22_SVID45_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID22_SVID45_OFFSET)
  #define RTL8389_SVLAN_ID22_SVID44_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID22_SVID44_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID22_SVID44_OFFSET)

#define RTL8389_SVLAN_ID23_ADDR                                                                                (0x1FAC)
  #define RTL8389_SVLAN_ID23_SVID47_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID23_SVID47_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID23_SVID47_OFFSET)
  #define RTL8389_SVLAN_ID23_SVID46_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID23_SVID46_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID23_SVID46_OFFSET)

#define RTL8389_SVLAN_ID24_ADDR                                                                                (0x1FB0)
  #define RTL8389_SVLAN_ID24_SVID49_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID24_SVID49_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID24_SVID49_OFFSET)
  #define RTL8389_SVLAN_ID24_SVID48_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID24_SVID48_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID24_SVID48_OFFSET)

#define RTL8389_SVLAN_ID25_ADDR                                                                                (0x1FB4)
  #define RTL8389_SVLAN_ID25_SVID51_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID25_SVID51_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID25_SVID51_OFFSET)
  #define RTL8389_SVLAN_ID25_SVID50_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID25_SVID50_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID25_SVID50_OFFSET)

#define RTL8389_SVLAN_ID26_ADDR                                                                                (0x1FB8)
  #define RTL8389_SVLAN_ID26_SVID53_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID26_SVID53_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID26_SVID53_OFFSET)
  #define RTL8389_SVLAN_ID26_SVID52_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID26_SVID52_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID26_SVID52_OFFSET)

#define RTL8389_SVLAN_ID27_ADDR                                                                                (0x1FBC)
  #define RTL8389_SVLAN_ID27_SVID55_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID27_SVID55_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID27_SVID55_OFFSET)
  #define RTL8389_SVLAN_ID27_SVID54_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID27_SVID54_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID27_SVID54_OFFSET)

#define RTL8389_SVLAN_ID28_ADDR                                                                                (0x1FC0)
  #define RTL8389_SVLAN_ID28_SVID57_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID28_SVID57_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID28_SVID57_OFFSET)
  #define RTL8389_SVLAN_ID28_SVID56_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID28_SVID56_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID28_SVID56_OFFSET)

#define RTL8389_SVLAN_ID29_ADDR                                                                                (0x1FC4)
  #define RTL8389_SVLAN_ID29_SVID59_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID29_SVID59_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID29_SVID59_OFFSET)
  #define RTL8389_SVLAN_ID29_SVID58_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID29_SVID58_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID29_SVID58_OFFSET)

#define RTL8389_SVLAN_ID30_ADDR                                                                                (0x1FC8)
  #define RTL8389_SVLAN_ID30_SVID61_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID30_SVID61_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID30_SVID61_OFFSET)
  #define RTL8389_SVLAN_ID30_SVID60_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID30_SVID60_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID30_SVID60_OFFSET)

#define RTL8389_SVLAN_ID31_ADDR                                                                                (0x1FCC)
  #define RTL8389_SVLAN_ID31_SVID63_OFFSET                                                                     (16)
  #define RTL8389_SVLAN_ID31_SVID63_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID31_SVID63_OFFSET)
  #define RTL8389_SVLAN_ID31_SVID62_OFFSET                                                                     (0)
  #define RTL8389_SVLAN_ID31_SVID62_MASK                                                                       (0xFFF << RTL8389_SVLAN_ID31_SVID62_OFFSET)

#define RTL8389_SVLAN_PORT0_ADDR                                                                               (0x1FD0)
  #define RTL8389_SVLAN_PORT0_SPVID1_OFFSET                                                                    (16)
  #define RTL8389_SVLAN_PORT0_SPVID1_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT0_SPVID1_OFFSET)
  #define RTL8389_SVLAN_PORT0_SPVID0_OFFSET                                                                    (0)
  #define RTL8389_SVLAN_PORT0_SPVID0_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT0_SPVID0_OFFSET)

#define RTL8389_SVLAN_PORT1_ADDR                                                                               (0x1FD4)
  #define RTL8389_SVLAN_PORT1_SPVID3_OFFSET                                                                    (16)
  #define RTL8389_SVLAN_PORT1_SPVID3_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT1_SPVID3_OFFSET)
  #define RTL8389_SVLAN_PORT1_SPVID2_OFFSET                                                                    (0)
  #define RTL8389_SVLAN_PORT1_SPVID2_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT1_SPVID2_OFFSET)

#define RTL8389_SVLAN_PORT2_ADDR                                                                               (0x1FD8)
  #define RTL8389_SVLAN_PORT2_SPVID5_OFFSET                                                                    (16)
  #define RTL8389_SVLAN_PORT2_SPVID5_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT2_SPVID5_OFFSET)
  #define RTL8389_SVLAN_PORT2_SPVID4_OFFSET                                                                    (0)
  #define RTL8389_SVLAN_PORT2_SPVID4_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT2_SPVID4_OFFSET)

#define RTL8389_SVLAN_PORT3_ADDR                                                                               (0x1FDC)
  #define RTL8389_SVLAN_PORT3_SPVID7_OFFSET                                                                    (16)
  #define RTL8389_SVLAN_PORT3_SPVID7_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT3_SPVID7_OFFSET)
  #define RTL8389_SVLAN_PORT3_SPVID6_OFFSET                                                                    (0)
  #define RTL8389_SVLAN_PORT3_SPVID6_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT3_SPVID6_OFFSET)

#define RTL8389_SVLAN_PORT4_ADDR                                                                               (0x1FE0)
  #define RTL8389_SVLAN_PORT4_SPVID9_OFFSET                                                                    (16)
  #define RTL8389_SVLAN_PORT4_SPVID9_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT4_SPVID9_OFFSET)
  #define RTL8389_SVLAN_PORT4_SPVID8_OFFSET                                                                    (0)
  #define RTL8389_SVLAN_PORT4_SPVID8_MASK                                                                      (0xFFF << RTL8389_SVLAN_PORT4_SPVID8_OFFSET)

#define RTL8389_SVLAN_PORT5_ADDR                                                                               (0x1FE4)
  #define RTL8389_SVLAN_PORT5_SPVID11_OFFSET                                                                   (16)
  #define RTL8389_SVLAN_PORT5_SPVID11_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT5_SPVID11_OFFSET)
  #define RTL8389_SVLAN_PORT5_SPVID10_OFFSET                                                                   (0)
  #define RTL8389_SVLAN_PORT5_SPVID10_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT5_SPVID10_OFFSET)

#define RTL8389_SVLAN_PORT6_ADDR                                                                               (0x1FE8)
  #define RTL8389_SVLAN_PORT6_SPVID13_OFFSET                                                                   (16)
  #define RTL8389_SVLAN_PORT6_SPVID13_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT6_SPVID13_OFFSET)
  #define RTL8389_SVLAN_PORT6_SPVID12_OFFSET                                                                   (0)
  #define RTL8389_SVLAN_PORT6_SPVID12_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT6_SPVID12_OFFSET)

#define RTL8389_SVLAN_PORT7_ADDR                                                                               (0x1FEC)
  #define RTL8389_SVLAN_PORT7_SPVID15_OFFSET                                                                   (16)
  #define RTL8389_SVLAN_PORT7_SPVID15_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT7_SPVID15_OFFSET)
  #define RTL8389_SVLAN_PORT7_SPVID14_OFFSET                                                                   (0)
  #define RTL8389_SVLAN_PORT7_SPVID14_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT7_SPVID14_OFFSET)

#define RTL8389_SVLAN_PORT8_ADDR                                                                               (0x1FF0)
  #define RTL8389_SVLAN_PORT8_SPVID17_OFFSET                                                                   (16)
  #define RTL8389_SVLAN_PORT8_SPVID17_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT8_SPVID17_OFFSET)
  #define RTL8389_SVLAN_PORT8_SPVID16_OFFSET                                                                   (0)
  #define RTL8389_SVLAN_PORT8_SPVID16_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT8_SPVID16_OFFSET)

#define RTL8389_SVLAN_PORT9_ADDR                                                                               (0x1FF4)
  #define RTL8389_SVLAN_PORT9_SPVID19_OFFSET                                                                   (16)
  #define RTL8389_SVLAN_PORT9_SPVID19_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT9_SPVID19_OFFSET)
  #define RTL8389_SVLAN_PORT9_SPVID18_OFFSET                                                                   (0)
  #define RTL8389_SVLAN_PORT9_SPVID18_MASK                                                                     (0xFFF << RTL8389_SVLAN_PORT9_SPVID18_OFFSET)

#define RTL8389_SVLAN_PORT10_ADDR                                                                              (0x1FF8)
  #define RTL8389_SVLAN_PORT10_SPVID21_OFFSET                                                                  (16)
  #define RTL8389_SVLAN_PORT10_SPVID21_MASK                                                                    (0xFFF << RTL8389_SVLAN_PORT10_SPVID21_OFFSET)
  #define RTL8389_SVLAN_PORT10_SPVID20_OFFSET                                                                  (0)
  #define RTL8389_SVLAN_PORT10_SPVID20_MASK                                                                    (0xFFF << RTL8389_SVLAN_PORT10_SPVID20_OFFSET)

#define RTL8389_SVLAN_PORT11_ADDR                                                                              (0x1FFC)
  #define RTL8389_SVLAN_PORT11_SPVID23_OFFSET                                                                  (16)
  #define RTL8389_SVLAN_PORT11_SPVID23_MASK                                                                    (0xFFF << RTL8389_SVLAN_PORT11_SPVID23_OFFSET)
  #define RTL8389_SVLAN_PORT11_SPVID22_OFFSET                                                                  (0)
  #define RTL8389_SVLAN_PORT11_SPVID22_MASK                                                                    (0xFFF << RTL8389_SVLAN_PORT11_SPVID22_OFFSET)

#define RTL8389_SVLAN_PORT12_ADDR                                                                              (0x2000)
  #define RTL8389_SVLAN_PORT12_SPVID25_OFFSET                                                                  (16)
  #define RTL8389_SVLAN_PORT12_SPVID25_MASK                                                                    (0xFFF << RTL8389_SVLAN_PORT12_SPVID25_OFFSET)
  #define RTL8389_SVLAN_PORT12_SPVID24_OFFSET                                                                  (0)
  #define RTL8389_SVLAN_PORT12_SPVID24_MASK                                                                    (0xFFF << RTL8389_SVLAN_PORT12_SPVID24_OFFSET)

#define RTL8389_SVLAN_PORT13_ADDR                                                                              (0x2004)
  #define RTL8389_SVLAN_PORT13_SPVID27_OFFSET                                                                  (16)
  #define RTL8389_SVLAN_PORT13_SPVID27_MASK                                                                    (0xFFF << RTL8389_SVLAN_PORT13_SPVID27_OFFSET)
  #define RTL8389_SVLAN_PORT13_SPVID26_OFFSET                                                                  (0)
  #define RTL8389_SVLAN_PORT13_SPVID26_MASK                                                                    (0xFFF << RTL8389_SVLAN_PORT13_SPVID26_OFFSET)

#define RTL8389_SVLAN_PORT14_ADDR                                                                              (0x2008)
  #define RTL8389_SVLAN_PORT14_SPVID28_OFFSET                                                                  (0)
  #define RTL8389_SVLAN_PORT14_SPVID28_MASK                                                                    (0xFFF << RTL8389_SVLAN_PORT14_SPVID28_OFFSET)


/*
 * Feature: ALE Spanning Tree Registers 
 */
#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_ADDR                                                     (0x200C)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL0_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_ADDR                                                     (0x2010)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL1_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_ADDR                                                     (0x2014)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL2_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_ADDR                                                     (0x2018)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL3_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_ADDR                                                     (0x201C)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL4_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_ADDR                                                     (0x2020)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL5_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_ADDR                                                     (0x2024)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL6_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_ADDR                                                     (0x2028)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL7_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_ADDR                                                     (0x202C)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL8_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_ADDR                                                     (0x2030)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI15_STATE_PN_OFFSET                                 (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI15_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI14_STATE_PN_OFFSET                                 (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI14_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI13_STATE_PN_OFFSET                                 (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI13_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI12_STATE_PN_OFFSET                                 (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI12_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI11_STATE_PN_OFFSET                                 (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI11_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI10_STATE_PN_OFFSET                                 (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI10_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI9_STATE_PN_OFFSET                                  (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI9_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI8_STATE_PN_OFFSET                                  (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI8_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI7_STATE_PN_OFFSET                                  (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI7_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI6_STATE_PN_OFFSET                                  (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI6_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI5_STATE_PN_OFFSET                                  (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI5_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI4_STATE_PN_OFFSET                                  (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI4_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI3_STATE_PN_OFFSET                                  (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI3_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI2_STATE_PN_OFFSET                                  (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI2_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI1_STATE_PN_OFFSET                                  (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI1_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI0_STATE_PN_OFFSET                                  (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI0_STATE_PN_MASK                                    (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL9_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_ADDR                                                    (0x2034)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL10_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_ADDR                                                    (0x2038)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL11_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_ADDR                                                    (0x203C)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL12_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_ADDR                                                    (0x2040)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL13_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_ADDR                                                    (0x2044)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL14_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_ADDR                                                    (0x2048)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL15_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_ADDR                                                    (0x204C)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL16_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_ADDR                                                    (0x2050)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL17_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_ADDR                                                    (0x2054)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL18_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_ADDR                                                    (0x2058)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL19_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_ADDR                                                    (0x205C)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL20_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_ADDR                                                    (0x2060)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL21_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_ADDR                                                    (0x2064)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL22_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_ADDR                                                    (0x2068)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL23_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_ADDR                                                    (0x206C)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL24_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_ADDR                                                    (0x2070)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL25_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_ADDR                                                    (0x2074)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL26_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_ADDR                                                    (0x2078)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL27_MSTI0_STATE_PN_OFFSET)

#define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_ADDR                                                    (0x207C)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI15_STATE_PN_OFFSET                                (30)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI15_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI15_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI14_STATE_PN_OFFSET                                (28)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI14_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI14_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI13_STATE_PN_OFFSET                                (26)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI13_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI13_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI12_STATE_PN_OFFSET                                (24)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI12_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI12_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI11_STATE_PN_OFFSET                                (22)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI11_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI11_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI10_STATE_PN_OFFSET                                (20)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI10_STATE_PN_MASK                                  (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI10_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI9_STATE_PN_OFFSET                                 (18)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI9_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI9_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI8_STATE_PN_OFFSET                                 (16)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI8_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI8_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI7_STATE_PN_OFFSET                                 (14)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI7_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI7_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI6_STATE_PN_OFFSET                                 (12)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI6_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI6_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI5_STATE_PN_OFFSET                                 (10)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI5_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI5_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI4_STATE_PN_OFFSET                                 (8)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI4_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI4_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI3_STATE_PN_OFFSET                                 (6)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI3_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI3_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI2_STATE_PN_OFFSET                                 (4)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI2_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI2_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI1_STATE_PN_OFFSET                                 (2)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI1_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI1_STATE_PN_OFFSET)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI0_STATE_PN_OFFSET                                 (0)
  #define RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI0_STATE_PN_MASK                                   (0x3 << RTL8389_MULTIPLE_SPANNING_TREE_STATE_CONTROL28_MSTI0_STATE_PN_OFFSET)


/*
 * Feature: ALE ACL Rate Limit Registers 
 */
#define RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ADDR                                                             (0x2080)
  #define RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_INC_IFG_OFFSET                                           (30)
  #define RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_INC_IFG_MASK                                             (0x1 << RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_INC_IFG_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_LB_HTH_OFFSET                                            (16)
  #define RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_LB_HTH_MASK                                              (0x3FFF << RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_LB_HTH_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_TICK_OFFSET                                              (8)
  #define RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_TICK_MASK                                                (0xFF << RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_TICK_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_TOKEN_OFFSET                                             (0)
  #define RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_TOKEN_MASK                                               (0xFF << RTL8389_ACL_RATE_LIMIT_GLOBAL_CONTROL_ACLRL_TOKEN_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL0_ADDR                                                      (0x2084)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL0_ACLRL1_RATE_OFFSET                                      (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL0_ACLRL1_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL0_ACLRL1_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL0_ACLRL0_RATE_OFFSET                                      (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL0_ACLRL0_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL0_ACLRL0_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL1_ADDR                                                      (0x2088)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL1_ACLRL3_RATE_OFFSET                                      (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL1_ACLRL3_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL1_ACLRL3_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL1_ACLRL2_RATE_OFFSET                                      (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL1_ACLRL2_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL1_ACLRL2_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL2_ADDR                                                      (0x208C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL2_ACLRL5_RATE_OFFSET                                      (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL2_ACLRL5_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL2_ACLRL5_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL2_ACLRL4_RATE_OFFSET                                      (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL2_ACLRL4_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL2_ACLRL4_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL3_ADDR                                                      (0x2090)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL3_ACLRL7_RATE_OFFSET                                      (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL3_ACLRL7_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL3_ACLRL7_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL3_ACLRL6_RATE_OFFSET                                      (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL3_ACLRL6_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL3_ACLRL6_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL4_ADDR                                                      (0x2094)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL4_ACLRL9_RATE_OFFSET                                      (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL4_ACLRL9_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL4_ACLRL9_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL4_ACLRL8_RATE_OFFSET                                      (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL4_ACLRL8_RATE_MASK                                        (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL4_ACLRL8_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL5_ADDR                                                      (0x2098)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL5_ACLRL11_RATE_OFFSET                                     (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL5_ACLRL11_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL5_ACLRL11_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL5_ACLRL10_RATE_OFFSET                                     (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL5_ACLRL10_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL5_ACLRL10_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL6_ADDR                                                      (0x209C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL6_ACLRL13_RATE_OFFSET                                     (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL6_ACLRL13_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL6_ACLRL13_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL6_ACLRL12_RATE_OFFSET                                     (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL6_ACLRL12_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL6_ACLRL12_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL7_ADDR                                                      (0x20A0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL7_ACLRL15_RATE_OFFSET                                     (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL7_ACLRL15_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL7_ACLRL15_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL7_ACLRL14_RATE_OFFSET                                     (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL7_ACLRL14_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL7_ACLRL14_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL8_ADDR                                                      (0x20A4)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL8_ACLRL17_RATE_OFFSET                                     (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL8_ACLRL17_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL8_ACLRL17_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL8_ACLRL16_RATE_OFFSET                                     (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL8_ACLRL16_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL8_ACLRL16_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL9_ADDR                                                      (0x20A8)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL9_ACLRL19_RATE_OFFSET                                     (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL9_ACLRL19_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL9_ACLRL19_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL9_ACLRL18_RATE_OFFSET                                     (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL9_ACLRL18_RATE_MASK                                       (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL9_ACLRL18_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL10_ADDR                                                     (0x20AC)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL10_ACLRL21_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL10_ACLRL21_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL10_ACLRL21_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL10_ACLRL20_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL10_ACLRL20_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL10_ACLRL20_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL11_ADDR                                                     (0x20B0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL11_ACLRL23_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL11_ACLRL23_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL11_ACLRL23_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL11_ACLRL22_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL11_ACLRL22_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL11_ACLRL22_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL12_ADDR                                                     (0x20B4)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL12_ACLRL25_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL12_ACLRL25_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL12_ACLRL25_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL12_ACLRL24_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL12_ACLRL24_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL12_ACLRL24_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL13_ADDR                                                     (0x20B8)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL13_ACLRL27_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL13_ACLRL27_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL13_ACLRL27_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL13_ACLRL26_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL13_ACLRL26_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL13_ACLRL26_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL14_ADDR                                                     (0x20BC)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL14_ACLRL29_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL14_ACLRL29_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL14_ACLRL29_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL14_ACLRL28_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL14_ACLRL28_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL14_ACLRL28_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL15_ADDR                                                     (0x20C0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL15_ACLRL31_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL15_ACLRL31_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL15_ACLRL31_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL15_ACLRL30_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL15_ACLRL30_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL15_ACLRL30_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL16_ADDR                                                     (0x20C4)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL16_ACLRL33_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL16_ACLRL33_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL16_ACLRL33_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL16_ACLRL32_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL16_ACLRL32_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL16_ACLRL32_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL17_ADDR                                                     (0x20C8)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL17_ACLRL35_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL17_ACLRL35_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL17_ACLRL35_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL17_ACLRL34_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL17_ACLRL34_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL17_ACLRL34_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL18_ADDR                                                     (0x20CC)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL18_ACLRL37_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL18_ACLRL37_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL18_ACLRL37_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL18_ACLRL36_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL18_ACLRL36_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL18_ACLRL36_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL19_ADDR                                                     (0x20D0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL19_ACLRL39_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL19_ACLRL39_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL19_ACLRL39_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL19_ACLRL38_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL19_ACLRL38_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL19_ACLRL38_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL20_ADDR                                                     (0x20D4)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL20_ACLRL41_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL20_ACLRL41_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL20_ACLRL41_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL20_ACLRL40_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL20_ACLRL40_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL20_ACLRL40_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL21_ADDR                                                     (0x20D8)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL21_ACLRL43_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL21_ACLRL43_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL21_ACLRL43_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL21_ACLRL42_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL21_ACLRL42_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL21_ACLRL42_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL22_ADDR                                                     (0x20DC)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL22_ACLRL45_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL22_ACLRL45_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL22_ACLRL45_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL22_ACLRL44_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL22_ACLRL44_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL22_ACLRL44_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL23_ADDR                                                     (0x20E0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL23_ACLRL47_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL23_ACLRL47_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL23_ACLRL47_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL23_ACLRL46_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL23_ACLRL46_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL23_ACLRL46_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL24_ADDR                                                     (0x20E4)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL24_ACLRL49_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL24_ACLRL49_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL24_ACLRL49_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL24_ACLRL48_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL24_ACLRL48_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL24_ACLRL48_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL25_ADDR                                                     (0x20E8)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL25_ACLRL51_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL25_ACLRL51_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL25_ACLRL51_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL25_ACLRL50_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL25_ACLRL50_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL25_ACLRL50_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL26_ADDR                                                     (0x20EC)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL26_ACLRL53_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL26_ACLRL53_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL26_ACLRL53_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL26_ACLRL52_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL26_ACLRL52_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL26_ACLRL52_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL27_ADDR                                                     (0x20F0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL27_ACLRL55_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL27_ACLRL55_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL27_ACLRL55_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL27_ACLRL54_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL27_ACLRL54_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL27_ACLRL54_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL28_ADDR                                                     (0x20F4)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL28_ACLRL57_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL28_ACLRL57_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL28_ACLRL57_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL28_ACLRL56_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL28_ACLRL56_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL28_ACLRL56_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL29_ADDR                                                     (0x20F8)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL29_ACLRL59_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL29_ACLRL59_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL29_ACLRL59_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL29_ACLRL58_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL29_ACLRL58_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL29_ACLRL58_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL30_ADDR                                                     (0x20FC)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL30_ACLRL61_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL30_ACLRL61_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL30_ACLRL61_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL30_ACLRL60_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL30_ACLRL60_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL30_ACLRL60_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL31_ADDR                                                     (0x2100)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL31_ACLRL63_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL31_ACLRL63_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL31_ACLRL63_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL31_ACLRL62_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL31_ACLRL62_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL31_ACLRL62_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL32_ADDR                                                     (0x2104)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL32_ACLRL65_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL32_ACLRL65_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL32_ACLRL65_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL32_ACLRL64_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL32_ACLRL64_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL32_ACLRL64_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL33_ADDR                                                     (0x2108)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL33_ACLRL67_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL33_ACLRL67_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL33_ACLRL67_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL33_ACLRL66_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL33_ACLRL66_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL33_ACLRL66_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL34_ADDR                                                     (0x210C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL34_ACLRL69_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL34_ACLRL69_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL34_ACLRL69_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL34_ACLRL68_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL34_ACLRL68_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL34_ACLRL68_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL35_ADDR                                                     (0x2110)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL35_ACLRL71_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL35_ACLRL71_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL35_ACLRL71_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL35_ACLRL70_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL35_ACLRL70_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL35_ACLRL70_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL36_ADDR                                                     (0x2114)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL36_ACLRL73_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL36_ACLRL73_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL36_ACLRL73_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL36_ACLRL72_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL36_ACLRL72_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL36_ACLRL72_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL37_ADDR                                                     (0x2118)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL37_ACLRL75_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL37_ACLRL75_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL37_ACLRL75_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL37_ACLRL74_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL37_ACLRL74_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL37_ACLRL74_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL38_ADDR                                                     (0x211C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL38_ACLRL77_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL38_ACLRL77_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL38_ACLRL77_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL38_ACLRL76_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL38_ACLRL76_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL38_ACLRL76_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL39_ADDR                                                     (0x2120)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL39_ACLRL79_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL39_ACLRL79_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL39_ACLRL79_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL39_ACLRL78_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL39_ACLRL78_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL39_ACLRL78_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL40_ADDR                                                     (0x2124)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL40_ACLRL81_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL40_ACLRL81_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL40_ACLRL81_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL40_ACLRL80_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL40_ACLRL80_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL40_ACLRL80_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL41_ADDR                                                     (0x2128)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL41_ACLRL83_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL41_ACLRL83_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL41_ACLRL83_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL41_ACLRL82_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL41_ACLRL82_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL41_ACLRL82_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL42_ADDR                                                     (0x212C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL42_ACLRL85_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL42_ACLRL85_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL42_ACLRL85_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL42_ACLRL84_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL42_ACLRL84_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL42_ACLRL84_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL43_ADDR                                                     (0x2130)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL43_ACLRL87_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL43_ACLRL87_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL43_ACLRL87_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL43_ACLRL86_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL43_ACLRL86_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL43_ACLRL86_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL44_ADDR                                                     (0x2134)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL44_ACLRL89_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL44_ACLRL89_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL44_ACLRL89_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL44_ACLRL88_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL44_ACLRL88_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL44_ACLRL88_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL45_ADDR                                                     (0x2138)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL45_ACLRL91_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL45_ACLRL91_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL45_ACLRL91_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL45_ACLRL90_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL45_ACLRL90_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL45_ACLRL90_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL46_ADDR                                                     (0x213C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL46_ACLRL93_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL46_ACLRL93_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL46_ACLRL93_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL46_ACLRL92_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL46_ACLRL92_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL46_ACLRL92_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL47_ADDR                                                     (0x2140)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL47_ACLRL95_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL47_ACLRL95_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL47_ACLRL95_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL47_ACLRL94_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL47_ACLRL94_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL47_ACLRL94_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL48_ADDR                                                     (0x2144)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL48_ACLRL97_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL48_ACLRL97_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL48_ACLRL97_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL48_ACLRL96_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL48_ACLRL96_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL48_ACLRL96_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL49_ADDR                                                     (0x2148)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL49_ACLRL99_RATE_OFFSET                                    (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL49_ACLRL99_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL49_ACLRL99_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL49_ACLRL98_RATE_OFFSET                                    (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL49_ACLRL98_RATE_MASK                                      (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL49_ACLRL98_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL50_ADDR                                                     (0x214C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL50_ACLRL101_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL50_ACLRL101_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL50_ACLRL101_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL50_ACLRL100_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL50_ACLRL100_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL50_ACLRL100_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL51_ADDR                                                     (0x2150)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL51_ACLRL103_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL51_ACLRL103_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL51_ACLRL103_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL51_ACLRL102_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL51_ACLRL102_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL51_ACLRL102_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL52_ADDR                                                     (0x2154)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL52_ACLRL105_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL52_ACLRL105_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL52_ACLRL105_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL52_ACLRL104_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL52_ACLRL104_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL52_ACLRL104_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL53_ADDR                                                     (0x2158)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL53_ACLRL107_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL53_ACLRL107_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL53_ACLRL107_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL53_ACLRL106_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL53_ACLRL106_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL53_ACLRL106_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL54_ADDR                                                     (0x215C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL54_ACLRL109_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL54_ACLRL109_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL54_ACLRL109_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL54_ACLRL108_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL54_ACLRL108_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL54_ACLRL108_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL55_ADDR                                                     (0x2160)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL55_ACLRL111_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL55_ACLRL111_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL55_ACLRL111_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL55_ACLRL110_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL55_ACLRL110_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL55_ACLRL110_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL56_ADDR                                                     (0x2164)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL56_ACLRL113_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL56_ACLRL113_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL56_ACLRL113_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL56_ACLRL112_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL56_ACLRL112_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL56_ACLRL112_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL57_ADDR                                                     (0x2168)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL57_ACLRL115_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL57_ACLRL115_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL57_ACLRL115_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL57_ACLRL114_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL57_ACLRL114_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL57_ACLRL114_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL58_ADDR                                                     (0x216C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL58_ACLRL117_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL58_ACLRL117_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL58_ACLRL117_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL58_ACLRL116_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL58_ACLRL116_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL58_ACLRL116_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL59_ADDR                                                     (0x2170)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL59_ACLRL119_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL59_ACLRL119_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL59_ACLRL119_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL59_ACLRL118_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL59_ACLRL118_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL59_ACLRL118_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL60_ADDR                                                     (0x2174)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL60_ACLRL121_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL60_ACLRL121_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL60_ACLRL121_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL60_ACLRL120_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL60_ACLRL120_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL60_ACLRL120_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL61_ADDR                                                     (0x2178)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL61_ACLRL123_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL61_ACLRL123_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL61_ACLRL123_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL61_ACLRL122_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL61_ACLRL122_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL61_ACLRL122_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL62_ADDR                                                     (0x217C)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL62_ACLRL125_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL62_ACLRL125_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL62_ACLRL125_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL62_ACLRL124_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL62_ACLRL124_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL62_ACLRL124_RATE_OFFSET)

#define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL63_ADDR                                                     (0x2180)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL63_ACLRL127_RATE_OFFSET                                   (16)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL63_ACLRL127_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL63_ACLRL127_RATE_OFFSET)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL63_ACLRL126_RATE_OFFSET                                   (0)
  #define RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL63_ACLRL126_RATE_MASK                                     (0xFFFF << RTL8389_ACL_RATE_LIMIT_LEAKY_BUCKET_CONTROL63_ACLRL126_RATE_OFFSET)


/*
 * Feature: ALE L2 Lookup Registers 
 */
#define RTL8389_L2_TABLE_CONTROL_ADDR                                                                          (0x2184)
  #define RTL8389_L2_TABLE_CONTROL_L2_HASH_ALGO_OFFSET                                                         (31)
  #define RTL8389_L2_TABLE_CONTROL_L2_HASH_ALGO_MASK                                                           (0x1 << RTL8389_L2_TABLE_CONTROL_L2_HASH_ALGO_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_LINK_DOWN_PORT_INVALID_OFFSET                                               (30)
  #define RTL8389_L2_TABLE_CONTROL_LINK_DOWN_PORT_INVALID_MASK                                                 (0x1 << RTL8389_L2_TABLE_CONTROL_LINK_DOWN_PORT_INVALID_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_ENDIP_CHECK_OFFSET                                                          (29)
  #define RTL8389_L2_TABLE_CONTROL_ENDIP_CHECK_MASK                                                            (0x1 << RTL8389_L2_TABLE_CONTROL_ENDIP_CHECK_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_EN1XMAC_CH_PORT_TRAP_CPU_OFFSET                                             (28)
  #define RTL8389_L2_TABLE_CONTROL_EN1XMAC_CH_PORT_TRAP_CPU_MASK                                               (0x1 << RTL8389_L2_TABLE_CONTROL_EN1XMAC_CH_PORT_TRAP_CPU_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_IGMP_TRAP_CPU_OFFSET                                                        (27)
  #define RTL8389_L2_TABLE_CONTROL_IGMP_TRAP_CPU_MASK                                                          (0x1 << RTL8389_L2_TABLE_CONTROL_IGMP_TRAP_CPU_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_L2_MULTICAST_TRAP_CPU_OFFSET                                                (26)
  #define RTL8389_L2_TABLE_CONTROL_L2_MULTICAST_TRAP_CPU_MASK                                                  (0x1 << RTL8389_L2_TABLE_CONTROL_L2_MULTICAST_TRAP_CPU_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_IP_MULTICAST_TRAP_CPU_OFFSET                                                (25)
  #define RTL8389_L2_TABLE_CONTROL_IP_MULTICAST_TRAP_CPU_MASK                                                  (0x1 << RTL8389_L2_TABLE_CONTROL_IP_MULTICAST_TRAP_CPU_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_IPV6_MLD_TRAP_CPU_OFFSET                                                    (24)
  #define RTL8389_L2_TABLE_CONTROL_IPV6_MLD_TRAP_CPU_MASK                                                      (0x1 << RTL8389_L2_TABLE_CONTROL_IPV6_MLD_TRAP_CPU_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_CFI_1_TRAP_CPU_OFFSET                                                       (23)
  #define RTL8389_L2_TABLE_CONTROL_CFI_1_TRAP_CPU_MASK                                                         (0x1 << RTL8389_L2_TABLE_CONTROL_CFI_1_TRAP_CPU_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_FAST_AGE_OUT_OFFSET                                                         (22)
  #define RTL8389_L2_TABLE_CONTROL_FAST_AGE_OUT_MASK                                                           (0x1 << RTL8389_L2_TABLE_CONTROL_FAST_AGE_OUT_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_FLUSH_PERIOD_OFFSET                                                         (20)
  #define RTL8389_L2_TABLE_CONTROL_FLUSH_PERIOD_MASK                                                           (0x3 << RTL8389_L2_TABLE_CONTROL_FLUSH_PERIOD_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_AGE_UPDATE_SCALE_OFFSET                                                     (18)
  #define RTL8389_L2_TABLE_CONTROL_AGE_UPDATE_SCALE_MASK                                                       (0x3 << RTL8389_L2_TABLE_CONTROL_AGE_UPDATE_SCALE_OFFSET)
  #define RTL8389_L2_TABLE_CONTROL_IPMUL_CMPRVID_OFFSET                                                        (17)
  #define RTL8389_L2_TABLE_CONTROL_IPMUL_CMPRVID_MASK                                                          (0x1 << RTL8389_L2_TABLE_CONTROL_IPMUL_CMPRVID_OFFSET)

#define RTL8389_LOOKUP_MISS_FLOODING_PORTMASK_ADDR                                                             (0x2188)
  #define RTL8389_LOOKUP_MISS_FLOODING_PORTMASK_FLOODING_PORTMASK_OFFSET                                       (0)
  #define RTL8389_LOOKUP_MISS_FLOODING_PORTMASK_FLOODING_PORTMASK_MASK                                         (0x1FFFFFFF << RTL8389_LOOKUP_MISS_FLOODING_PORTMASK_FLOODING_PORTMASK_OFFSET)


/*
 * Feature: ALE Ingress Priority Decision Registers 
 */
#define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_ADDR                                                (0x218C)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_ITN_PRI7_OFFSET                                   (21)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_ITN_PRI7_MASK                                     (0x7 << RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_ITN_PRI7_OFFSET)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_ITN_PRI6_OFFSET                                   (18)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_ITN_PRI6_MASK                                     (0x7 << RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_ITN_PRI6_OFFSET)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI5_OFFSET                                   (15)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI5_MASK                                     (0x7 << RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI5_OFFSET)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI4_OFFSET                                   (12)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI4_MASK                                     (0x7 << RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI4_OFFSET)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI3_OFFSET                                   (9)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI3_MASK                                     (0x7 << RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI3_OFFSET)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI2_OFFSET                                   (6)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI2_MASK                                     (0x7 << RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI2_OFFSET)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI1_OFFSET                                   (3)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI1_MASK                                     (0x7 << RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI1_OFFSET)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI0_OFFSET                                   (0)
  #define RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI0_MASK                                     (0x7 << RTL8389_USER_PRIORITY_TO_INTERNAL_PRIORITY_CONTROL_INT_PRI0_OFFSET)

#define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_ADDR                                                         (0x2190)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP9_OFFSET                                              (27)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP9_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP9_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP8_OFFSET                                              (24)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP8_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP8_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP7_OFFSET                                              (21)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP7_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP7_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP6_OFFSET                                              (18)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP6_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP6_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP5_OFFSET                                              (15)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP5_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP5_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP4_OFFSET                                              (12)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP4_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP4_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP3_OFFSET                                              (9)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP3_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP3_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP2_OFFSET                                              (6)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP2_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP2_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP1_OFFSET                                              (3)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP1_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP1_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP0_OFFSET                                              (0)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP0_MASK                                                (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL0_PDSCP0_OFFSET)

#define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_ADDR                                                         (0x2194)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP19_OFFSET                                             (27)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP19_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP19_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP18_OFFSET                                             (24)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP18_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP18_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP17_OFFSET                                             (21)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP17_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP17_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP16_OFFSET                                             (18)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP16_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP16_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP15_OFFSET                                             (15)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP15_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP15_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP14_OFFSET                                             (12)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP14_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP14_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP13_OFFSET                                             (9)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP13_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP13_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP12_OFFSET                                             (6)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP12_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP12_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP11_OFFSET                                             (3)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP11_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP11_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP10_OFFSET                                             (0)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP10_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL1_PDSCP10_OFFSET)

#define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_ADDR                                                         (0x2198)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP29_OFFSET                                             (27)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP29_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP29_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP28_OFFSET                                             (24)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP28_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP28_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP27_OFFSET                                             (21)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP27_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP27_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP26_OFFSET                                             (18)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP26_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP26_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP25_OFFSET                                             (15)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP25_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP25_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP24_OFFSET                                             (12)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP24_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP24_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP23_OFFSET                                             (9)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP23_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP23_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP22_OFFSET                                             (6)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP22_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP22_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP21_OFFSET                                             (3)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP21_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP21_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP20_OFFSET                                             (0)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP20_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL2_PDSCP20_OFFSET)

#define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_ADDR                                                         (0x219C)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP39_OFFSET                                             (27)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP39_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP39_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP38_OFFSET                                             (24)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP38_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP38_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP37_OFFSET                                             (21)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP37_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP37_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP36_OFFSET                                             (18)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP36_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP36_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP35_OFFSET                                             (15)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP35_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP35_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP34_OFFSET                                             (12)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP34_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP34_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP33_OFFSET                                             (9)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP33_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP33_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP32_OFFSET                                             (6)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP32_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP32_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP31_OFFSET                                             (3)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP31_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP31_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP30_OFFSET                                             (0)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP30_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL3_PDSCP30_OFFSET)

#define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_ADDR                                                         (0x21A0)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP49_OFFSET                                             (27)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP49_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP49_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP48_OFFSET                                             (24)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP48_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP48_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP47_OFFSET                                             (21)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP47_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP47_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP46_OFFSET                                             (18)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP46_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP46_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP45_OFFSET                                             (15)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP45_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP45_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP44_OFFSET                                             (12)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP44_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP44_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP43_OFFSET                                             (9)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP43_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP43_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP42_OFFSET                                             (6)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP42_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP42_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP41_OFFSET                                             (3)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP41_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP41_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP40_OFFSET                                             (0)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP40_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL4_PDSCP40_OFFSET)

#define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_ADDR                                                         (0x21A4)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP59_OFFSET                                             (27)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP59_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP59_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP58_OFFSET                                             (24)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP58_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP58_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP57_OFFSET                                             (21)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP57_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP57_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP56_OFFSET                                             (18)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP56_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP56_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP55_OFFSET                                             (15)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP55_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP55_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP54_OFFSET                                             (12)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP54_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP54_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP53_OFFSET                                             (9)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP53_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP53_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP52_OFFSET                                             (6)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP52_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP52_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP51_OFFSET                                             (3)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP51_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP51_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP50_OFFSET                                             (0)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP50_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL5_PDSCP50_OFFSET)

#define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_ADDR                                                         (0x21A8)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP63_OFFSET                                             (9)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP63_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP63_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP62_OFFSET                                             (6)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP62_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP62_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP61_OFFSET                                             (3)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP61_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP61_OFFSET)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP60_OFFSET                                             (0)
  #define RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP60_MASK                                               (0x7 << RTL8389_DSCP_PRIORITY_ASSIGNMENT_CONTROL6_PDSCP60_OFFSET)

#define RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_ADDR                                                          (0x21AC)
  #define RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_DSCP_PRI_OFFSET                                             (6)
  #define RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_DSCP_PRI_MASK                                               (0x3 << RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_DSCP_PRI_OFFSET)
  #define RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_IN_ACL_PRI_OFFSET                                           (4)
  #define RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_IN_ACL_PRI_MASK                                             (0x3 << RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_IN_ACL_PRI_OFFSET)
  #define RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_CLASS_PRI_OFFSET                                            (2)
  #define RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_CLASS_PRI_MASK                                              (0x3 << RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_CLASS_PRI_OFFSET)
  #define RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_PORT_PRI_OFFSET                                             (0)
  #define RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_PORT_PRI_MASK                                               (0x3 << RTL8389_PRIORITY_SELECTION_TABLE_CONTROL_PORT_PRI_OFFSET)

#define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_ADDR                                                            (0x21B0)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_DOT1XUNAUTH_TRAP_PRIORITY_OFFSET                              (24)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_DOT1XUNAUTH_TRAP_PRIORITY_MASK                                (0x7 << RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_DOT1XUNAUTH_TRAP_PRIORITY_OFFSET)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_CFI_TRAP_PRIORITY_OFFSET                                      (21)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_CFI_TRAP_PRIORITY_MASK                                        (0x7 << RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_CFI_TRAP_PRIORITY_OFFSET)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_MULTICASTDLF_TRAP_PRIORITY_OFFSET                             (18)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_MULTICASTDLF_TRAP_PRIORITY_MASK                               (0x7 << RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_MULTICASTDLF_TRAP_PRIORITY_OFFSET)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_SLPCHANGE_TRAP_PRIORITY_OFFSET                                (15)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_SLPCHANGE_TRAP_PRIORITY_MASK                                  (0x7 << RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_SLPCHANGE_TRAP_PRIORITY_OFFSET)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_VLANERR_TRAP_PRIORITY_OFFSET                                  (12)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_VLANERR_TRAP_PRIORITY_MASK                                    (0x7 << RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_VLANERR_TRAP_PRIORITY_OFFSET)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_DOT1XEAPOL_TRAP_PRIORITY_OFFSET                               (9)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_DOT1XEAPOL_TRAP_PRIORITY_MASK                                 (0x7 << RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_DOT1XEAPOL_TRAP_PRIORITY_OFFSET)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_IPV6MLD_TRAP_PRIORITY_OFFSET                                  (6)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_IPV6MLD_TRAP_PRIORITY_MASK                                    (0x7 << RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_IPV6MLD_TRAP_PRIORITY_OFFSET)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_IPV4IGMP_TRAP_PRIORITY_OFFSET                                 (3)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_IPV4IGMP_TRAP_PRIORITY_MASK                                   (0x7 << RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_IPV4IGMP_TRAP_PRIORITY_OFFSET)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_RMA_TRAP_PRIORITY_OFFSET                                      (0)
  #define RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_RMA_TRAP_PRIORITY_MASK                                        (0x7 << RTL8389_CPU_REASON_TO_PRIORITY_CONTROL_RMA_TRAP_PRIORITY_OFFSET)


/*
 * Feature: ALE Dot1x Registers 
 */
#define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_ADDR                                                         (0x21B4)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P7_EN_OFFSET                                     (30)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P7_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P7_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P7_AUTH_OFFSET                                       (29)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P7_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P7_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P7_OPDIR_OFFSET                                      (28)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P7_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P7_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P6_EN_OFFSET                                     (26)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P6_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P6_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P6_AUTH_OFFSET                                       (25)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P6_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P6_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P6_OPDIR_OFFSET                                      (24)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P6_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P6_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P5_EN_OFFSET                                     (22)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P5_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P5_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P5_AUTH_OFFSET                                       (21)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P5_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P5_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P5_OPDIR_OFFSET                                      (20)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P5_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P5_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P4_EN_OFFSET                                     (18)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P4_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P4_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P4_AUTH_OFFSET                                       (17)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P4_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P4_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P4_OPDIR_OFFSET                                      (16)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P4_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P4_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P3_EN_OFFSET                                     (14)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P3_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P3_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P3_AUTH_OFFSET                                       (13)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P3_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P3_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P3_OPDIR_OFFSET                                      (12)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P3_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P3_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P2_EN_OFFSET                                     (10)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P2_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P2_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P2_AUTH_OFFSET                                       (9)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P2_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P2_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P2_OPDIR_OFFSET                                      (8)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P2_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P2_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P1_EN_OFFSET                                     (6)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P1_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P1_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P1_AUTH_OFFSET                                       (5)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P1_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P1_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P1_OPDIR_OFFSET                                      (4)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P1_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P1_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P0_EN_OFFSET                                     (2)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P0_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1XPORT_P0_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P0_AUTH_OFFSET                                       (1)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P0_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P0_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P0_OPDIR_OFFSET                                      (0)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P0_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL0_DOT1X_P0_OPDIR_OFFSET)

#define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_ADDR                                                         (0x21B8)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P15_EN_OFFSET                                    (30)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P15_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P15_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P15_AUTH_OFFSET                                      (29)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P15_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P15_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P15_OPDIR_OFFSET                                     (28)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P15_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P15_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P14_EN_OFFSET                                    (26)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P14_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P14_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P14_AUTH_OFFSET                                      (25)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P14_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P14_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P14_OPDIR_OFFSET                                     (24)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P14_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P14_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P13_EN_OFFSET                                    (22)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P13_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P13_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P13_AUTH_OFFSET                                      (21)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P13_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P13_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P13_OPDIR_OFFSET                                     (20)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P13_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P13_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P12_EN_OFFSET                                    (18)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P12_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P12_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P12_AUTH_OFFSET                                      (17)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P12_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P12_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P12_OPDIR_OFFSET                                     (16)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P12_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P12_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P11_EN_OFFSET                                    (14)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P11_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P11_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P11_AUTH_OFFSET                                      (13)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P11_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P11_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P11_OPDIR_OFFSET                                     (12)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P11_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P11_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P10_EN_OFFSET                                    (10)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P10_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P10_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P10_AUTH_OFFSET                                      (9)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P10_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P10_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P10_OPDIR_OFFSET                                     (8)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P10_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P10_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P9_EN_OFFSET                                     (6)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P9_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P9_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P9_AUTH_OFFSET                                       (5)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P9_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P9_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P9_OPDIR_OFFSET                                      (4)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P9_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P9_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P8_EN_OFFSET                                     (2)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P8_EN_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1XPORT_P8_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P8_AUTH_OFFSET                                       (1)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P8_AUTH_MASK                                         (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P8_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P8_OPDIR_OFFSET                                      (0)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P8_OPDIR_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL1_DOT1X_P8_OPDIR_OFFSET)

#define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_ADDR                                                         (0x21BC)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P23_EN_OFFSET                                    (30)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P23_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P23_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P23_AUTH_OFFSET                                      (29)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P23_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P23_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P23_OPDIR_OFFSET                                     (28)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P23_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P23_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P22_EN_OFFSET                                    (26)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P22_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P22_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P22_AUTH_OFFSET                                      (25)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P22_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P22_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P22_OPDIR_OFFSET                                     (24)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P22_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P22_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P21_EN_OFFSET                                    (22)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P21_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P21_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P21_AUTH_OFFSET                                      (21)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P21_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P21_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P21_OPDIR_OFFSET                                     (20)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P21_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P21_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P20_EN_OFFSET                                    (18)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P20_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P20_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P20_AUTH_OFFSET                                      (17)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P20_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P20_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P20_OPDIR_OFFSET                                     (16)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P20_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P20_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P19_EN_OFFSET                                    (14)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P19_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P19_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P19_AUTH_OFFSET                                      (13)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P19_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P19_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P19_OPDIR_OFFSET                                     (12)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P19_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P19_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P18_EN_OFFSET                                    (10)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P18_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P18_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P18_AUTH_OFFSET                                      (9)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P18_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P18_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P18_OPDIR_OFFSET                                     (8)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P18_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P18_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P17_EN_OFFSET                                    (6)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P17_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P17_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P17_AUTH_OFFSET                                      (5)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P17_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P17_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P17_OPDIR_OFFSET                                     (4)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P17_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P17_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P16_EN_OFFSET                                    (2)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P16_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1XPORT_P16_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P16_AUTH_OFFSET                                      (1)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P16_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P16_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P16_OPDIR_OFFSET                                     (0)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P16_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL2_DOT1X_P16_OPDIR_OFFSET)

#define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_ADDR                                                         (0x21C0)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P27_EN_OFFSET                                    (14)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P27_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P27_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P27_AUTH_OFFSET                                      (13)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P27_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P27_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P27_OPDIR_OFFSET                                     (12)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P27_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P27_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P26_EN_OFFSET                                    (10)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P26_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P26_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P26_AUTH_OFFSET                                      (9)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P26_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P26_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P26_OPDIR_OFFSET                                     (8)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P26_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P26_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P25_EN_OFFSET                                    (6)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P25_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P25_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P25_AUTH_OFFSET                                      (5)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P25_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P25_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P25_OPDIR_OFFSET                                     (4)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P25_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P25_OPDIR_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P24_EN_OFFSET                                    (2)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P24_EN_MASK                                      (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1XPORT_P24_EN_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P24_AUTH_OFFSET                                      (1)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P24_AUTH_MASK                                        (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P24_AUTH_OFFSET)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P24_OPDIR_OFFSET                                     (0)
  #define RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P24_OPDIR_MASK                                       (0x1 << RTL8389_DOT_1X_PORT_BASED_ACCESS_CONTROL3_DOT1X_P24_OPDIR_OFFSET)

#define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_ADDR                                                           (0x21C4)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1X_EAPOLTRAP_OFFSET                                       (31)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1X_EAPOLTRAP_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1X_EAPOLTRAP_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1X_UNAUTHBH_OFFSET                                        (30)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1X_UNAUTHBH_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1X_UNAUTHBH_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMACOPDIR_OFFSET                                         (29)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMACOPDIR_MASK                                           (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMACOPDIR_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P27_EN_OFFSET                                       (27)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P27_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P27_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P26_EN_OFFSET                                       (26)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P26_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P26_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P25_EN_OFFSET                                       (25)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P25_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P25_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P24_EN_OFFSET                                       (24)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P24_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P24_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P23_EN_OFFSET                                       (23)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P23_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P23_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P22_EN_OFFSET                                       (22)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P22_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P22_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P21_EN_OFFSET                                       (21)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P21_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P21_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P20_EN_OFFSET                                       (20)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P20_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P20_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P19_EN_OFFSET                                       (19)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P19_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P19_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P18_EN_OFFSET                                       (18)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P18_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P18_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P17_EN_OFFSET                                       (17)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P17_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P17_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P16_EN_OFFSET                                       (16)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P16_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P16_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P15_EN_OFFSET                                       (15)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P15_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P15_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P14_EN_OFFSET                                       (14)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P14_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P14_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P13_EN_OFFSET                                       (13)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P13_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P13_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P12_EN_OFFSET                                       (12)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P12_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P12_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P11_EN_OFFSET                                       (11)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P11_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P11_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P10_EN_OFFSET                                       (10)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P10_EN_MASK                                         (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P10_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P9_EN_OFFSET                                        (9)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P9_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P9_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P8_EN_OFFSET                                        (8)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P8_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P8_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P7_EN_OFFSET                                        (7)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P7_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P7_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P6_EN_OFFSET                                        (6)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P6_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P6_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P5_EN_OFFSET                                        (5)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P5_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P5_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P4_EN_OFFSET                                        (4)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P4_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P4_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P3_EN_OFFSET                                        (3)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P3_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P3_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P2_EN_OFFSET                                        (2)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P2_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P2_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P1_EN_OFFSET                                        (1)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P1_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P1_EN_OFFSET)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P0_EN_OFFSET                                        (0)
  #define RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P0_EN_MASK                                          (0x1 << RTL8389_DOT_1X_MAC_BASED_ACCESS_CONTROL_DOT1XMAC_P0_EN_OFFSET)


/*
 * Feature: ALE Link Aggregation Registers 
 */
#define RTL8389_LINK_AGGREGATION_CONTROL0_ADDR                                                                 (0x21C8)
  #define RTL8389_LINK_AGGREGATION_CONTROL0__3AD_DUMB_OFFSET                                                   (28)
  #define RTL8389_LINK_AGGREGATION_CONTROL0__3AD_DUMB_MASK                                                     (0x1 << RTL8389_LINK_AGGREGATION_CONTROL0__3AD_DUMB_OFFSET)
  #define RTL8389_LINK_AGGREGATION_CONTROL0_SOFT_CONGEST_OFFSET                                                (0)
  #define RTL8389_LINK_AGGREGATION_CONTROL0_SOFT_CONGEST_MASK                                                  (0xFFFFFFF << RTL8389_LINK_AGGREGATION_CONTROL0_SOFT_CONGEST_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER0_ADDR                                                        (0x21CC)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER0_GRP0_TRK_MASK_OFFSET                                      (0)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER0_GRP0_TRK_MASK_MASK                                        (0xFFFFFFF << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER0_GRP0_TRK_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_ADDR                                                        (0x21D0)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV4_OFFSET                                        (25)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV4_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV4_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV3_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV3_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV3_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV2_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV2_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV2_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV1_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV1_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV1_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV0_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV0_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASHV0_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASH_MASK_OFFSET                                     (0)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASH_MASK_MASK                                       (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER1_GRP0_HASH_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_ADDR                                                        (0x21D4)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV10_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV10_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV10_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV9_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV9_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV9_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV8_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV8_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV8_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV7_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV7_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV7_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV6_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV6_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV6_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV5_OFFSET                                        (0)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV5_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER2_GRP0_HASHV5_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_ADDR                                                        (0x21D8)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV16_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV16_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV16_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV15_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV15_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV15_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV14_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV14_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV14_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV13_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV13_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV13_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV12_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV12_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV12_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV11_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV11_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER3_GRP0_HASHV11_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_ADDR                                                        (0x21DC)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV22_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV22_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV22_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV21_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV21_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV21_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV20_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV20_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV20_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV19_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV19_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV19_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV18_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV18_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV18_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV17_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV17_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER4_GRP0_HASHV17_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_ADDR                                                        (0x21E0)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV28_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV28_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV28_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV27_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV27_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV27_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV26_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV26_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV26_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV25_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV25_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV25_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV24_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV24_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV24_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV23_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV23_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER5_GRP0_HASHV23_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_ADDR                                                        (0x21E4)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_GRP0_HASHV31_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_GRP0_HASHV31_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_GRP0_HASHV31_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_GRP0_HASHV30_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_GRP0_HASHV30_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_GRP0_HASHV30_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_GRP0_HASHV29_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_GRP0_HASHV29_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP0_PARAMETER6_GRP0_HASHV29_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER0_ADDR                                                        (0x21E8)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER0_GRP1_TRK_MASK_OFFSET                                      (0)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER0_GRP1_TRK_MASK_MASK                                        (0xFFFFFFF << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER0_GRP1_TRK_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_ADDR                                                        (0x21EC)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV4_OFFSET                                        (25)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV4_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV4_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV3_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV3_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV3_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV2_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV2_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV2_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV1_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV1_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV1_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV0_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV0_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASHV0_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASH_MASK_OFFSET                                     (0)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASH_MASK_MASK                                       (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER1_GRP1_HASH_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_ADDR                                                        (0x21F0)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV10_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV10_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV10_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV9_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV9_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV9_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV8_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV8_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV8_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV7_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV7_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV7_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV6_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV6_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV6_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV5_OFFSET                                        (0)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV5_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER2_GRP1_HASHV5_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_ADDR                                                        (0x21F4)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV16_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV16_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV16_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV15_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV15_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV15_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV14_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV14_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV14_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV13_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV13_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV13_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV12_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV12_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV12_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV11_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV11_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER3_GRP1_HASHV11_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_ADDR                                                        (0x21F8)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV22_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV22_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV22_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV21_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV21_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV21_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV20_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV20_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV20_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV19_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV19_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV19_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV18_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV18_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV18_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV17_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV17_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER4_GRP1_HASHV17_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_ADDR                                                        (0x21FC)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV28_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV28_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV28_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV27_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV27_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV27_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV26_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV26_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV26_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV25_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV25_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV25_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV24_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV24_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV24_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV23_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV23_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER5_GRP1_HASHV23_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_ADDR                                                        (0x2200)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_GRP1_HASHV31_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_GRP1_HASHV31_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_GRP1_HASHV31_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_GRP1_HASHV30_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_GRP1_HASHV30_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_GRP1_HASHV30_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_GRP1_HASHV29_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_GRP1_HASHV29_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP1_PARAMETER6_GRP1_HASHV29_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER0_ADDR                                                        (0x2204)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER0_GRP2_TRK_MASK_OFFSET                                      (0)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER0_GRP2_TRK_MASK_MASK                                        (0xFFFFFFF << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER0_GRP2_TRK_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_ADDR                                                        (0x2208)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV4_OFFSET                                        (25)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV4_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV4_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV3_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV3_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV3_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV2_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV2_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV2_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV1_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV1_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV1_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV0_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV0_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASHV0_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASH_MASK_OFFSET                                     (0)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASH_MASK_MASK                                       (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER1_GRP2_HASH_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_ADDR                                                        (0x220C)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV10_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV10_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV10_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV9_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV9_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV9_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV8_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV8_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV8_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV7_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV7_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV7_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV6_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV6_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV6_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV5_OFFSET                                        (0)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV5_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER2_GRP2_HASHV5_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_ADDR                                                        (0x2210)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV16_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV16_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV16_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV15_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV15_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV15_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV14_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV14_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV14_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV13_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV13_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV13_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV12_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV12_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV12_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV11_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV11_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER3_GRP2_HASHV11_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_ADDR                                                        (0x2214)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV22_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV22_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV22_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV21_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV21_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV21_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV20_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV20_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV20_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV19_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV19_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV19_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV18_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV18_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV18_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV17_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV17_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER4_GRP2_HASHV17_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_ADDR                                                        (0x2218)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV28_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV28_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV28_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV27_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV27_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV27_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV26_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV26_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV26_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV25_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV25_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV25_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV24_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV24_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV24_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV23_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV23_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER5_GRP2_HASHV23_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_ADDR                                                        (0x221C)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_GRP2_HASHV31_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_GRP2_HASHV31_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_GRP2_HASHV31_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_GRP2_HASHV30_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_GRP2_HASHV30_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_GRP2_HASHV30_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_GRP2_HASHV29_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_GRP2_HASHV29_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP2_PARAMETER6_GRP2_HASHV29_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER0_ADDR                                                        (0x2220)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER0_GRP3_TRK_MASK_OFFSET                                      (0)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER0_GRP3_TRK_MASK_MASK                                        (0xFFFFFFF << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER0_GRP3_TRK_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_ADDR                                                        (0x2224)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV4_OFFSET                                        (25)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV4_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV4_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV3_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV3_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV3_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV2_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV2_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV2_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV1_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV1_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV1_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV0_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV0_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASHV0_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASH_MASK_OFFSET                                     (0)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASH_MASK_MASK                                       (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER1_GRP3_HASH_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_ADDR                                                        (0x2228)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV10_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV10_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV10_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV9_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV9_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV9_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV8_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV8_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV8_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV7_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV7_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV7_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV6_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV6_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV6_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV5_OFFSET                                        (0)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV5_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER2_GRP3_HASHV5_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_ADDR                                                        (0x222C)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV16_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV16_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV16_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV15_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV15_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV15_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV14_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV14_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV14_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV13_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV13_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV13_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV12_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV12_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV12_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV11_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV11_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER3_GRP3_HASHV11_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_ADDR                                                        (0x2230)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV22_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV22_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV22_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV21_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV21_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV21_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV20_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV20_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV20_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV19_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV19_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV19_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV18_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV18_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV18_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV17_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV17_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER4_GRP3_HASHV17_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_ADDR                                                        (0x2234)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV28_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV28_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV28_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV27_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV27_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV27_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV26_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV26_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV26_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV25_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV25_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV25_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV24_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV24_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV24_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV23_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV23_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER5_GRP3_HASHV23_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_ADDR                                                        (0x2238)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_GRP3_HASHV31_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_GRP3_HASHV31_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_GRP3_HASHV31_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_GRP3_HASHV30_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_GRP3_HASHV30_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_GRP3_HASHV30_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_GRP3_HASHV29_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_GRP3_HASHV29_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP3_PARAMETER6_GRP3_HASHV29_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER0_ADDR                                                        (0x223C)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER0_GRP4_TRK_MASK_OFFSET                                      (0)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER0_GRP4_TRK_MASK_MASK                                        (0xFFFFFFF << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER0_GRP4_TRK_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_ADDR                                                        (0x2240)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV4_OFFSET                                        (25)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV4_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV4_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV3_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV3_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV3_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV2_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV2_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV2_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV1_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV1_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV1_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV0_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV0_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASHV0_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASH_MASK_OFFSET                                     (0)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASH_MASK_MASK                                       (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER1_GRP4_HASH_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_ADDR                                                        (0x2244)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV10_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV10_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV10_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV9_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV9_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV9_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV8_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV8_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV8_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV7_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV7_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV7_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV6_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV6_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV6_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV5_OFFSET                                        (0)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV5_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER2_GRP4_HASHV5_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_ADDR                                                        (0x2248)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV16_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV16_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV16_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV15_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV15_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV15_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV14_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV14_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV14_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV13_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV13_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV13_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV12_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV12_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV12_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV11_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV11_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER3_GRP4_HASHV11_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_ADDR                                                        (0x224C)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV22_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV22_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV22_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV21_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV21_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV21_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV20_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV20_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV20_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV19_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV19_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV19_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV18_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV18_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV18_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV17_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV17_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER4_GRP4_HASHV17_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_ADDR                                                        (0x2250)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV28_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV28_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV28_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV27_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV27_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV27_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV26_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV26_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV26_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV25_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV25_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV25_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV24_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV24_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV24_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV23_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV23_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER5_GRP4_HASHV23_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_ADDR                                                        (0x2254)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_GRP4_HASHV31_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_GRP4_HASHV31_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_GRP4_HASHV31_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_GRP4_HASHV30_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_GRP4_HASHV30_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_GRP4_HASHV30_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_GRP4_HASHV29_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_GRP4_HASHV29_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP4_PARAMETER6_GRP4_HASHV29_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER0_ADDR                                                        (0x2258)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER0_GRP5_TRK_MASK_OFFSET                                      (0)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER0_GRP5_TRK_MASK_MASK                                        (0xFFFFFFF << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER0_GRP5_TRK_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_ADDR                                                        (0x225C)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV4_OFFSET                                        (25)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV4_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV4_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV3_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV3_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV3_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV2_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV2_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV2_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV1_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV1_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV1_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV0_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV0_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASHV0_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASH_MASK_OFFSET                                     (0)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASH_MASK_MASK                                       (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER1_GRP5_HASH_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_ADDR                                                        (0x2260)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV10_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV10_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV10_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV9_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV9_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV9_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV8_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV8_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV8_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV7_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV7_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV7_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV6_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV6_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV6_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV5_OFFSET                                        (0)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV5_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER2_GRP5_HASHV5_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_ADDR                                                        (0x2264)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV16_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV16_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV16_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV15_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV15_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV15_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV14_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV14_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV14_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV13_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV13_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV13_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV12_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV12_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV12_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV11_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV11_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER3_GRP5_HASHV11_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_ADDR                                                        (0x2268)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV22_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV22_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV22_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV21_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV21_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV21_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV20_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV20_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV20_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV19_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV19_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV19_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV18_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV18_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV18_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV17_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV17_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER4_GRP5_HASHV17_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_ADDR                                                        (0x226C)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV28_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV28_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV28_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV27_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV27_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV27_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV26_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV26_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV26_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV25_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV25_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV25_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV24_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV24_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV24_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV23_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV23_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER5_GRP5_HASHV23_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_ADDR                                                        (0x2270)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_GRP5_HASHV31_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_GRP5_HASHV31_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_GRP5_HASHV31_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_GRP5_HASHV30_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_GRP5_HASHV30_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_GRP5_HASHV30_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_GRP5_HASHV29_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_GRP5_HASHV29_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP5_PARAMETER6_GRP5_HASHV29_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER0_ADDR                                                        (0x2274)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER0_GRP6_TRK_MASK_OFFSET                                      (0)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER0_GRP6_TRK_MASK_MASK                                        (0xFFFFFFF << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER0_GRP6_TRK_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_ADDR                                                        (0x2278)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV4_OFFSET                                        (25)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV4_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV4_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV3_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV3_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV3_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV2_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV2_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV2_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV1_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV1_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV1_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV0_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV0_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASHV0_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASH_MASK_OFFSET                                     (0)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASH_MASK_MASK                                       (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER1_GRP6_HASH_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_ADDR                                                        (0x227C)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV10_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV10_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV10_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV9_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV9_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV9_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV8_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV8_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV8_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV7_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV7_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV7_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV6_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV6_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV6_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV5_OFFSET                                        (0)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV5_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER2_GRP6_HASHV5_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_ADDR                                                        (0x2280)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV16_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV16_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV16_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV15_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV15_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV15_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV14_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV14_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV14_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV13_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV13_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV13_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV12_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV12_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV12_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV11_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV11_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER3_GRP6_HASHV11_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_ADDR                                                        (0x2284)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV22_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV22_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV22_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV21_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV21_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV21_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV20_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV20_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV20_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV19_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV19_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV19_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV18_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV18_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV18_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV17_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV17_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER4_GRP6_HASHV17_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_ADDR                                                        (0x2288)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV28_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV28_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV28_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV27_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV27_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV27_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV26_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV26_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV26_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV25_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV25_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV25_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV24_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV24_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV24_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV23_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV23_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER5_GRP6_HASHV23_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_ADDR                                                        (0x228C)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_GRP6_HASHV31_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_GRP6_HASHV31_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_GRP6_HASHV31_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_GRP6_HASHV30_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_GRP6_HASHV30_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_GRP6_HASHV30_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_GRP6_HASHV29_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_GRP6_HASHV29_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP6_PARAMETER6_GRP6_HASHV29_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER0_ADDR                                                        (0x2290)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER0_GRP7_TRK_MASK_OFFSET                                      (0)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER0_GRP7_TRK_MASK_MASK                                        (0xFFFFFFF << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER0_GRP7_TRK_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_ADDR                                                        (0x2294)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV4_OFFSET                                        (25)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV4_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV4_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV3_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV3_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV3_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV2_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV2_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV2_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV1_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV1_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV1_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV0_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV0_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASHV0_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASH_MASK_OFFSET                                     (0)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASH_MASK_MASK                                       (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER1_GRP7_HASH_MASK_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_ADDR                                                        (0x2298)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV10_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV10_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV10_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV9_OFFSET                                        (20)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV9_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV9_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV8_OFFSET                                        (15)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV8_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV8_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV7_OFFSET                                        (10)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV7_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV7_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV6_OFFSET                                        (5)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV6_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV6_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV5_OFFSET                                        (0)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV5_MASK                                          (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER2_GRP7_HASHV5_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_ADDR                                                        (0x229C)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV16_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV16_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV16_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV15_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV15_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV15_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV14_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV14_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV14_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV13_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV13_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV13_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV12_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV12_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV12_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV11_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV11_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER3_GRP7_HASHV11_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_ADDR                                                        (0x22A0)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV22_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV22_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV22_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV21_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV21_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV21_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV20_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV20_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV20_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV19_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV19_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV19_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV18_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV18_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV18_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV17_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV17_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER4_GRP7_HASHV17_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_ADDR                                                        (0x22A4)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV28_OFFSET                                       (25)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV28_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV28_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV27_OFFSET                                       (20)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV27_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV27_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV26_OFFSET                                       (15)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV26_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV26_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV25_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV25_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV25_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV24_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV24_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV24_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV23_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV23_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER5_GRP7_HASHV23_OFFSET)

#define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_ADDR                                                        (0x22A8)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_GRP7_HASHV31_OFFSET                                       (10)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_GRP7_HASHV31_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_GRP7_HASHV31_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_GRP7_HASHV30_OFFSET                                       (5)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_GRP7_HASHV30_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_GRP7_HASHV30_OFFSET)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_GRP7_HASHV29_OFFSET                                       (0)
  #define RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_GRP7_HASHV29_MASK                                         (0x1F << RTL8389_LINK_AGGREGATION_GROUP7_PARAMETER6_GRP7_HASHV29_OFFSET)


/*
 * Feature: ALE Port Mirror Registers 
 */
#define RTL8389_PORT_MIRROR_CONTROL_ADDR                                                                       (0x22AC)
  #define RTL8389_PORT_MIRROR_CONTROL_SET1_MIRR_DIR_OFFSET                                                     (15)
  #define RTL8389_PORT_MIRROR_CONTROL_SET1_MIRR_DIR_MASK                                                       (0x1 << RTL8389_PORT_MIRROR_CONTROL_SET1_MIRR_DIR_OFFSET)
  #define RTL8389_PORT_MIRROR_CONTROL_SET1_MIRRORING_OFFSET                                                    (8)
  #define RTL8389_PORT_MIRROR_CONTROL_SET1_MIRRORING_MASK                                                      (0x1F << RTL8389_PORT_MIRROR_CONTROL_SET1_MIRRORING_OFFSET)
  #define RTL8389_PORT_MIRROR_CONTROL_SET0_MIRR_DIR_OFFSET                                                     (7)
  #define RTL8389_PORT_MIRROR_CONTROL_SET0_MIRR_DIR_MASK                                                       (0x1 << RTL8389_PORT_MIRROR_CONTROL_SET0_MIRR_DIR_OFFSET)
  #define RTL8389_PORT_MIRROR_CONTROL_SET0_MIRRORING_OFFSET                                                    (0)
  #define RTL8389_PORT_MIRROR_CONTROL_SET0_MIRRORING_MASK                                                      (0x1F << RTL8389_PORT_MIRROR_CONTROL_SET0_MIRRORING_OFFSET)

#define RTL8389_PORT_MIRROR_SET_0_MIRRORED_BITMAP_CONTROL_ADDR                                                 (0x22B0)
  #define RTL8389_PORT_MIRROR_SET_0_MIRRORED_BITMAP_CONTROL_SET0_MIRRORED_OFFSET                               (0)
  #define RTL8389_PORT_MIRROR_SET_0_MIRRORED_BITMAP_CONTROL_SET0_MIRRORED_MASK                                 (0x1FFFFFFF << RTL8389_PORT_MIRROR_SET_0_MIRRORED_BITMAP_CONTROL_SET0_MIRRORED_OFFSET)

#define RTL8389_PORT_MIRROR_SET_1_MIRRORED_BITMAP_CONTROL_ADDR                                                 (0x22B4)
  #define RTL8389_PORT_MIRROR_SET_1_MIRRORED_BITMAP_CONTROL_SET1_MIRRORED_OFFSET                               (0)
  #define RTL8389_PORT_MIRROR_SET_1_MIRRORED_BITMAP_CONTROL_SET1_MIRRORED_MASK                                 (0x1FFFFFFF << RTL8389_PORT_MIRROR_SET_1_MIRRORED_BITMAP_CONTROL_SET1_MIRRORED_OFFSET)


/*
 * Feature: ALE L2 Traffic Suppression Registers 
 */
#define RTL8389_STORM_FILITERING_CONTROL_GLOBAL_CONTORL_ADDR                                                   (0x22B8)
  #define RTL8389_STORM_FILITERING_CONTROL_GLOBAL_CONTORL_SFC_TICK_PERIOD_OFFSET                               (0)
  #define RTL8389_STORM_FILITERING_CONTROL_GLOBAL_CONTORL_SFC_TICK_PERIOD_MASK                                 (0xFF << RTL8389_STORM_FILITERING_CONTROL_GLOBAL_CONTORL_SFC_TICK_PERIOD_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_00_ADDR                                                           (0x22BC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_00_P0_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_00_P0_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_00_P0_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_01_ADDR                                                           (0x22C0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_01_P0_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_01_P0_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_01_P0_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_02_ADDR                                                           (0x22C4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_02_P0_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_02_P0_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_02_P0_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_03_ADDR                                                           (0x22C8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_03_P0_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_03_P0_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_03_P0_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_10_ADDR                                                           (0x22CC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_10_P1_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_10_P1_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_10_P1_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_11_ADDR                                                           (0x22D0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_11_P1_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_11_P1_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_11_P1_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_12_ADDR                                                           (0x22D4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_12_P1_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_12_P1_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_12_P1_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_13_ADDR                                                           (0x22D8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_13_P1_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_13_P1_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_13_P1_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_20_ADDR                                                           (0x22DC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_20_P2_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_20_P2_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_20_P2_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_21_ADDR                                                           (0x22E0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_21_P2_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_21_P2_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_21_P2_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_22_ADDR                                                           (0x22E4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_22_P2_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_22_P2_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_22_P2_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_23_ADDR                                                           (0x22E8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_23_P2_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_23_P2_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_23_P2_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_30_ADDR                                                           (0x22EC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_30_P3_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_30_P3_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_30_P3_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_31_ADDR                                                           (0x22F0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_31_P3_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_31_P3_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_31_P3_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_32_ADDR                                                           (0x22F4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_32_P3_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_32_P3_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_32_P3_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_33_ADDR                                                           (0x22F8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_33_P3_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_33_P3_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_33_P3_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_40_ADDR                                                           (0x22FC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_40_P4_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_40_P4_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_40_P4_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_41_ADDR                                                           (0x2300)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_41_P4_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_41_P4_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_41_P4_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_42_ADDR                                                           (0x2304)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_42_P4_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_42_P4_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_42_P4_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_43_ADDR                                                           (0x2308)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_43_P4_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_43_P4_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_43_P4_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_50_ADDR                                                           (0x230C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_50_P5_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_50_P5_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_50_P5_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_51_ADDR                                                           (0x2310)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_51_P5_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_51_P5_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_51_P5_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_52_ADDR                                                           (0x2314)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_52_P5_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_52_P5_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_52_P5_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_53_ADDR                                                           (0x2318)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_53_P5_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_53_P5_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_53_P5_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_60_ADDR                                                           (0x231C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_60_P6_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_60_P6_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_60_P6_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_61_ADDR                                                           (0x2320)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_61_P6_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_61_P6_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_61_P6_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_62_ADDR                                                           (0x2324)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_62_P6_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_62_P6_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_62_P6_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_63_ADDR                                                           (0x2328)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_63_P6_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_63_P6_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_63_P6_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_70_ADDR                                                           (0x232C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_70_P7_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_70_P7_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_70_P7_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_71_ADDR                                                           (0x2330)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_71_P7_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_71_P7_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_71_P7_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_72_ADDR                                                           (0x2334)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_72_P7_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_72_P7_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_72_P7_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_73_ADDR                                                           (0x2338)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_73_P7_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_73_P7_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_73_P7_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_80_ADDR                                                           (0x233C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_80_P8_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_80_P8_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_80_P8_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_81_ADDR                                                           (0x2340)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_81_P8_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_81_P8_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_81_P8_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_82_ADDR                                                           (0x2344)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_82_P8_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_82_P8_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_82_P8_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_83_ADDR                                                           (0x2348)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_83_P8_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_83_P8_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_83_P8_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_90_ADDR                                                           (0x234C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_90_P9_UKN_UNI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_90_P9_UKN_UNI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_90_P9_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_91_ADDR                                                           (0x2350)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_91_P9_UKN_MULTI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_91_P9_UKN_MULTI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_91_P9_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_92_ADDR                                                           (0x2354)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_92_P9_MULTI_RATE_OFFSET                                         (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_92_P9_MULTI_RATE_MASK                                           (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_92_P9_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_93_ADDR                                                           (0x2358)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_93_P9_BCST_RATE_OFFSET                                          (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_93_P9_BCST_RATE_MASK                                            (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_93_P9_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_100_ADDR                                                          (0x235C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_100_P10_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_100_P10_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_100_P10_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_101_ADDR                                                          (0x2360)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_101_P10_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_101_P10_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_101_P10_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_102_ADDR                                                          (0x2364)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_102_P10_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_102_P10_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_102_P10_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_103_ADDR                                                          (0x2368)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_103_P10_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_103_P10_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_103_P10_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_110_ADDR                                                          (0x236C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_110_P11_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_110_P11_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_110_P11_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_111_ADDR                                                          (0x2370)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_111_P11_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_111_P11_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_111_P11_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_112_ADDR                                                          (0x2374)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_112_P11_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_112_P11_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_112_P11_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_113_ADDR                                                          (0x2378)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_113_P11_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_113_P11_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_113_P11_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_120_ADDR                                                          (0x237C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_120_P12_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_120_P12_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_120_P12_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_121_ADDR                                                          (0x2380)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_121_P12_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_121_P12_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_121_P12_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_122_ADDR                                                          (0x2384)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_122_P12_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_122_P12_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_122_P12_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_123_ADDR                                                          (0x2388)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_123_P12_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_123_P12_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_123_P12_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_130_ADDR                                                          (0x238C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_130_P13_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_130_P13_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_130_P13_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_131_ADDR                                                          (0x2390)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_131_P13_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_131_P13_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_131_P13_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_132_ADDR                                                          (0x2394)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_132_P13_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_132_P13_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_132_P13_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_133_ADDR                                                          (0x2398)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_133_P13_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_133_P13_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_133_P13_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_140_ADDR                                                          (0x239C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_140_P14_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_140_P14_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_140_P14_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_141_ADDR                                                          (0x23A0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_141_P14_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_141_P14_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_141_P14_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_142_ADDR                                                          (0x23A4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_142_P14_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_142_P14_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_142_P14_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_143_ADDR                                                          (0x23A8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_143_P14_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_143_P14_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_143_P14_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_150_ADDR                                                          (0x23AC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_150_P15_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_150_P15_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_150_P15_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_151_ADDR                                                          (0x23B0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_151_P15_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_151_P15_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_151_P15_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_152_ADDR                                                          (0x23B4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_152_P15_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_152_P15_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_152_P15_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_153_ADDR                                                          (0x23B8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_153_P15_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_153_P15_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_153_P15_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_160_ADDR                                                          (0x23BC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_160_P16_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_160_P16_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_160_P16_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_161_ADDR                                                          (0x23C0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_161_P16_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_161_P16_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_161_P16_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_162_ADDR                                                          (0x23C4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_162_P16_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_162_P16_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_162_P16_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_163_ADDR                                                          (0x23C8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_163_P16_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_163_P16_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_163_P16_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_170_ADDR                                                          (0x23CC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_170_P17_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_170_P17_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_170_P17_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_171_ADDR                                                          (0x23D0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_171_P17_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_171_P17_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_171_P17_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_172_ADDR                                                          (0x23D4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_172_P17_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_172_P17_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_172_P17_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_173_ADDR                                                          (0x23D8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_173_P17_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_173_P17_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_173_P17_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_180_ADDR                                                          (0x23DC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_180_P18_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_180_P18_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_180_P18_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_181_ADDR                                                          (0x23E0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_181_P18_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_181_P18_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_181_P18_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_182_ADDR                                                          (0x23E4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_182_P18_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_182_P18_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_182_P18_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_183_ADDR                                                          (0x23E8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_183_P18_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_183_P18_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_183_P18_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_190_ADDR                                                          (0x23EC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_190_P19_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_190_P19_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_190_P19_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_191_ADDR                                                          (0x23F0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_191_P19_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_191_P19_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_191_P19_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_192_ADDR                                                          (0x23F4)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_192_P19_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_192_P19_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_192_P19_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_193_ADDR                                                          (0x23F8)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_193_P19_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_193_P19_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_193_P19_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_200_ADDR                                                          (0x23FC)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_200_P20_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_200_P20_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_200_P20_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_201_ADDR                                                          (0x2400)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_201_P20_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_201_P20_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_201_P20_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_202_ADDR                                                          (0x2404)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_202_P20_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_202_P20_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_202_P20_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_203_ADDR                                                          (0x2408)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_203_P20_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_203_P20_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_203_P20_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_210_ADDR                                                          (0x240C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_210_P21_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_210_P21_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_210_P21_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_211_ADDR                                                          (0x2410)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_211_P21_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_211_P21_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_211_P21_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_212_ADDR                                                          (0x2414)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_212_P21_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_212_P21_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_212_P21_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_213_ADDR                                                          (0x2418)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_213_P21_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_213_P21_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_213_P21_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_220_ADDR                                                          (0x241C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_220_P22_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_220_P22_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_220_P22_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_221_ADDR                                                          (0x2420)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_221_P22_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_221_P22_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_221_P22_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_222_ADDR                                                          (0x2424)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_222_P22_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_222_P22_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_222_P22_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_223_ADDR                                                          (0x2428)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_223_P22_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_223_P22_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_223_P22_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_230_ADDR                                                          (0x242C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_230_P23_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_230_P23_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_230_P23_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_231_ADDR                                                          (0x2430)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_231_P23_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_231_P23_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_231_P23_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_232_ADDR                                                          (0x2434)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_232_P23_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_232_P23_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_232_P23_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_233_ADDR                                                          (0x2438)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_233_P23_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_233_P23_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_233_P23_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_240_ADDR                                                          (0x243C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_240_P24_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_240_P24_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_240_P24_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_241_ADDR                                                          (0x2440)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_241_P24_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_241_P24_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_241_P24_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_242_ADDR                                                          (0x2444)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_242_P24_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_242_P24_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_242_P24_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_243_ADDR                                                          (0x2448)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_243_P24_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_243_P24_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_243_P24_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_250_ADDR                                                          (0x244C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_250_P25_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_250_P25_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_250_P25_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_251_ADDR                                                          (0x2450)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_251_P25_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_251_P25_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_251_P25_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_252_ADDR                                                          (0x2454)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_252_P25_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_252_P25_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_252_P25_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_253_ADDR                                                          (0x2458)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_253_P25_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_253_P25_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_253_P25_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_260_ADDR                                                          (0x245C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_260_P26_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_260_P26_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_260_P26_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_261_ADDR                                                          (0x2460)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_261_P26_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_261_P26_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_261_P26_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_262_ADDR                                                          (0x2464)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_262_P26_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_262_P26_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_262_P26_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_263_ADDR                                                          (0x2468)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_263_P26_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_263_P26_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_263_P26_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_270_ADDR                                                          (0x246C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_270_P27_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_270_P27_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_270_P27_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_271_ADDR                                                          (0x2470)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_271_P27_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_271_P27_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_271_P27_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_272_ADDR                                                          (0x2474)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_272_P27_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_272_P27_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_272_P27_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_273_ADDR                                                          (0x2478)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_273_P27_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_273_P27_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_273_P27_BCST_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_280_ADDR                                                          (0x247C)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_280_P28_UKN_UNI_RATE_OFFSET                                     (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_280_P28_UKN_UNI_RATE_MASK                                       (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_280_P28_UKN_UNI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_281_ADDR                                                          (0x2480)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_281_P28_UKN_MULTI_RATE_OFFSET                                   (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_281_P28_UKN_MULTI_RATE_MASK                                     (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_281_P28_UKN_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_282_ADDR                                                          (0x2484)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_282_P28_MULTI_RATE_OFFSET                                       (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_282_P28_MULTI_RATE_MASK                                         (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_282_P28_MULTI_RATE_OFFSET)

#define RTL8389_STORM_FILTERING_CONTROL_PORT_283_ADDR                                                          (0x2488)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_283_P28_BCST_RATE_OFFSET                                        (0)
  #define RTL8389_STORM_FILTERING_CONTROL_PORT_283_P28_BCST_RATE_MASK                                          (0xFFFFF << RTL8389_STORM_FILTERING_CONTROL_PORT_283_P28_BCST_RATE_OFFSET)


/*
 * Feature: ALE Limited L2 Entry Registers 
 */
#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_ADDR                                                          (0x248C)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P1_L2LIMACT_OFFSET                                          (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P1_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P1_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P1_L2LIMNUM_OFFSET                                          (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P1_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P1_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P0_L2LIMACT_OFFSET                                          (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P0_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P0_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P0_L2LIMNUM_OFFSET                                          (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P0_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL0_P0_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_ADDR                                                          (0x2490)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P3_L2LIMACT_OFFSET                                          (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P3_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P3_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P3_L2LIMNUM_OFFSET                                          (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P3_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P3_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P2_L2LIMACT_OFFSET                                          (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P2_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P2_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P2_L2LIMNUM_OFFSET                                          (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P2_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL1_P2_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_ADDR                                                          (0x2494)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P5_L2LIMACT_OFFSET                                          (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P5_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P5_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P5_L2LIMNUM_OFFSET                                          (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P5_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P5_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P4_L2LIMACT_OFFSET                                          (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P4_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P4_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P4_L2LIMNUM_OFFSET                                          (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P4_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL2_P4_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_ADDR                                                          (0x2498)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P7_L2LIMACT_OFFSET                                          (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P7_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P7_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P7_L2LIMNUM_OFFSET                                          (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P7_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P7_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P6_L2LIMACT_OFFSET                                          (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P6_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P6_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P6_L2LIMNUM_OFFSET                                          (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P6_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL3_P6_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_ADDR                                                          (0x249C)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P9_L2LIMACT_OFFSET                                          (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P9_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P9_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P9_L2LIMNUM_OFFSET                                          (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P9_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P9_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P8_L2LIMACT_OFFSET                                          (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P8_L2LIMACT_MASK                                            (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P8_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P8_L2LIMNUM_OFFSET                                          (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P8_L2LIMNUM_MASK                                            (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL4_P8_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_ADDR                                                          (0x24A0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P11_L2LIMACT_OFFSET                                         (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P11_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P11_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P11_L2LIMNUM_OFFSET                                         (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P11_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P11_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P10_L2LIMACT_OFFSET                                         (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P10_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P10_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P10_L2LIMNUM_OFFSET                                         (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P10_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL5_P10_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_ADDR                                                          (0x24A4)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P13_L2LIMACT_OFFSET                                         (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P13_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P13_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P13_L2LIMNUM_OFFSET                                         (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P13_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P13_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P12_L2LIMACT_OFFSET                                         (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P12_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P12_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P12_L2LIMNUM_OFFSET                                         (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P12_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL6_P12_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_ADDR                                                          (0x24A8)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P15_L2LIMACT_OFFSET                                         (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P15_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P15_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P15_L2LIMNUM_OFFSET                                         (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P15_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P15_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P14_L2LIMACT_OFFSET                                         (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P14_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P14_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P14_L2LIMNUM_OFFSET                                         (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P14_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL7_P14_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_ADDR                                                          (0x24AC)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P17_L2LIMACT_OFFSET                                         (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P17_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P17_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P17_L2LIMNUM_OFFSET                                         (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P17_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P17_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P16_L2LIMACT_OFFSET                                         (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P16_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P16_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P16_L2LIMNUM_OFFSET                                         (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P16_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL8_P16_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_ADDR                                                          (0x24B0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P19_L2LIMACT_OFFSET                                         (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P19_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P19_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P19_L2LIMNUM_OFFSET                                         (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P19_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P19_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P18_L2LIMACT_OFFSET                                         (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P18_L2LIMACT_MASK                                           (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P18_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P18_L2LIMNUM_OFFSET                                         (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P18_L2LIMNUM_MASK                                           (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL9_P18_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_ADDR                                                         (0x24B4)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P21_L2LIMACT_OFFSET                                        (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P21_L2LIMACT_MASK                                          (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P21_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P21_L2LIMNUM_OFFSET                                        (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P21_L2LIMNUM_MASK                                          (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P21_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P20_L2LIMACT_OFFSET                                        (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P20_L2LIMACT_MASK                                          (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P20_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P20_L2LIMNUM_OFFSET                                        (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P20_L2LIMNUM_MASK                                          (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL10_P20_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_ADDR                                                         (0x24B8)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P23_L2LIMACT_OFFSET                                        (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P23_L2LIMACT_MASK                                          (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P23_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P23_L2LIMNUM_OFFSET                                        (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P23_L2LIMNUM_MASK                                          (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P23_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P22_L2LIMACT_OFFSET                                        (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P22_L2LIMACT_MASK                                          (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P22_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P22_L2LIMNUM_OFFSET                                        (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P22_L2LIMNUM_MASK                                          (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL11_P22_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_ADDR                                                         (0x24BC)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P25_L2LIMACT_OFFSET                                        (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P25_L2LIMACT_MASK                                          (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P25_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P25_L2LIMNUM_OFFSET                                        (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P25_L2LIMNUM_MASK                                          (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P25_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P24_L2LIMACT_OFFSET                                        (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P24_L2LIMACT_MASK                                          (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P24_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P24_L2LIMNUM_OFFSET                                        (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P24_L2LIMNUM_MASK                                          (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL12_P24_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_ADDR                                                         (0x24C0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P27_L2LIMACT_OFFSET                                        (31)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P27_L2LIMACT_MASK                                          (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P27_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P27_L2LIMNUM_OFFSET                                        (16)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P27_L2LIMNUM_MASK                                          (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P27_L2LIMNUM_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P26_L2LIMACT_OFFSET                                        (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P26_L2LIMACT_MASK                                          (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P26_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P26_L2LIMNUM_OFFSET                                        (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P26_L2LIMNUM_MASK                                          (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL13_P26_L2LIMNUM_OFFSET)

#define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL14_ADDR                                                         (0x24C4)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL14_P28_L2LIMACT_OFFSET                                        (15)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL14_P28_L2LIMACT_MASK                                          (0x1 << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL14_P28_L2LIMACT_OFFSET)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL14_P28_L2LIMNUM_OFFSET                                        (0)
  #define RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL14_P28_L2LIMNUM_MASK                                          (0x7FFF << RTL8389_LIMITED_L2_ENTRY_NUMBER_CONTROL14_P28_L2LIMNUM_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER0_ADDR                                                                 (0x24C8)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER0_P1_LL2CNT_OFFSET                                                   (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER0_P1_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER0_P1_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER0_P0_LL2CNT_OFFSET                                                   (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER0_P0_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER0_P0_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER1_ADDR                                                                 (0x24CC)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER1_P3_LL2CNT_OFFSET                                                   (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER1_P3_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER1_P3_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER1_P2_LL2CNT_OFFSET                                                   (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER1_P2_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER1_P2_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER2_ADDR                                                                 (0x24D0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER2_P5_LL2CNT_OFFSET                                                   (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER2_P5_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER2_P5_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER2_P4_LL2CNT_OFFSET                                                   (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER2_P4_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER2_P4_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER3_ADDR                                                                 (0x24D4)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER3_P7_LL2CNT_OFFSET                                                   (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER3_P7_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER3_P7_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER3_P6_LL2CNT_OFFSET                                                   (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER3_P6_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER3_P6_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER4_ADDR                                                                 (0x24D8)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER4_P9_LL2CNT_OFFSET                                                   (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER4_P9_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER4_P9_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER4_P8_LL2CNT_OFFSET                                                   (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER4_P8_LL2CNT_MASK                                                     (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER4_P8_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER5_ADDR                                                                 (0x24DC)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER5_P11_LL2CNT_OFFSET                                                  (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER5_P11_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER5_P11_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER5_P10_LL2CNT_OFFSET                                                  (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER5_P10_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER5_P10_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER6_ADDR                                                                 (0x24E0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER6_P13_LL2CNT_OFFSET                                                  (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER6_P13_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER6_P13_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER6_P12_LL2CNT_OFFSET                                                  (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER6_P12_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER6_P12_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER7_ADDR                                                                 (0x24E4)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER7_P15_LL2CNT_OFFSET                                                  (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER7_P15_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER7_P15_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER7_P14_LL2CNT_OFFSET                                                  (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER7_P14_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER7_P14_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER8_ADDR                                                                 (0x24E8)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER8_P17_LL2CNT_OFFSET                                                  (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER8_P17_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER8_P17_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER8_P16_LL2CNT_OFFSET                                                  (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER8_P16_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER8_P16_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER9_ADDR                                                                 (0x24EC)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER9_P19_LL2CNT_OFFSET                                                  (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER9_P19_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER9_P19_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER9_P18_LL2CNT_OFFSET                                                  (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER9_P18_LL2CNT_MASK                                                    (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER9_P18_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER10_ADDR                                                                (0x24F0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER10_P21_LL2CNT_OFFSET                                                 (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER10_P21_LL2CNT_MASK                                                   (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER10_P21_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER10_P20_LL2CNT_OFFSET                                                 (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER10_P20_LL2CNT_MASK                                                   (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER10_P20_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER11_ADDR                                                                (0x24F4)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER11_P23_LL2CNT_OFFSET                                                 (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER11_P23_LL2CNT_MASK                                                   (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER11_P23_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER11_P22_LL2CNT_OFFSET                                                 (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER11_P22_LL2CNT_MASK                                                   (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER11_P22_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER12_ADDR                                                                (0x24F8)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER12_P25_LL2CNT_OFFSET                                                 (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER12_P25_LL2CNT_MASK                                                   (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER12_P25_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER12_P24_LL2CNT_OFFSET                                                 (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER12_P24_LL2CNT_MASK                                                   (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER12_P24_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER13_ADDR                                                                (0x24FC)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER13_P27_LL2CNT_OFFSET                                                 (16)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER13_P27_LL2CNT_MASK                                                   (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER13_P27_LL2CNT_OFFSET)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER13_P26_LL2CNT_OFFSET                                                 (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER13_P26_LL2CNT_MASK                                                   (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER13_P26_LL2CNT_OFFSET)

#define RTL8389_LEARNED_L2_ENTRY_COUNTER14_ADDR                                                                (0x2500)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER14_P28_LL2CNT_OFFSET                                                 (0)
  #define RTL8389_LEARNED_L2_ENTRY_COUNTER14_P28_LL2CNT_MASK                                                   (0x7FFF << RTL8389_LEARNED_L2_ENTRY_COUNTER14_P28_LL2CNT_OFFSET)


/*
 * Feature: ALE Port Isolation Registers 
 */
#define RTL8389_PORT_ISOLATION_CONTROL0_ADDR                                                                   (0x2504)
  #define RTL8389_PORT_ISOLATION_CONTROL0_P0ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL0_P0ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL0_P0ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL1_ADDR                                                                   (0x2508)
  #define RTL8389_PORT_ISOLATION_CONTROL1_P1ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL1_P1ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL1_P1ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL2_ADDR                                                                   (0x250C)
  #define RTL8389_PORT_ISOLATION_CONTROL2_P2ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL2_P2ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL2_P2ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL3_ADDR                                                                   (0x2510)
  #define RTL8389_PORT_ISOLATION_CONTROL3_P3ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL3_P3ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL3_P3ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL4_ADDR                                                                   (0x2514)
  #define RTL8389_PORT_ISOLATION_CONTROL4_P4ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL4_P4ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL4_P4ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL5_ADDR                                                                   (0x2518)
  #define RTL8389_PORT_ISOLATION_CONTROL5_P5ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL5_P5ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL5_P5ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL6_ADDR                                                                   (0x251C)
  #define RTL8389_PORT_ISOLATION_CONTROL6_P6ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL6_P6ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL6_P6ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL7_ADDR                                                                   (0x2520)
  #define RTL8389_PORT_ISOLATION_CONTROL7_P7ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL7_P7ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL7_P7ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL8_ADDR                                                                   (0x2524)
  #define RTL8389_PORT_ISOLATION_CONTROL8_P8ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL8_P8ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL8_P8ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL9_ADDR                                                                   (0x2528)
  #define RTL8389_PORT_ISOLATION_CONTROL9_P9ISO_OFFSET                                                         (0)
  #define RTL8389_PORT_ISOLATION_CONTROL9_P9ISO_MASK                                                           (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL9_P9ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL10_ADDR                                                                  (0x252C)
  #define RTL8389_PORT_ISOLATION_CONTROL10_P10ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL10_P10ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL10_P10ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL11_ADDR                                                                  (0x2530)
  #define RTL8389_PORT_ISOLATION_CONTROL11_P11ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL11_P11ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL11_P11ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL12_ADDR                                                                  (0x2534)
  #define RTL8389_PORT_ISOLATION_CONTROL12_P12ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL12_P12ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL12_P12ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL13_ADDR                                                                  (0x2538)
  #define RTL8389_PORT_ISOLATION_CONTROL13_P13ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL13_P13ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL13_P13ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL14_ADDR                                                                  (0x253C)
  #define RTL8389_PORT_ISOLATION_CONTROL14_P14ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL14_P14ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL14_P14ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL15_ADDR                                                                  (0x2540)
  #define RTL8389_PORT_ISOLATION_CONTROL15_P15ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL15_P15ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL15_P15ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL16_ADDR                                                                  (0x2544)
  #define RTL8389_PORT_ISOLATION_CONTROL16_P16ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL16_P16ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL16_P16ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL17_ADDR                                                                  (0x2548)
  #define RTL8389_PORT_ISOLATION_CONTROL17_P17ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL17_P17ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL17_P17ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL18_ADDR                                                                  (0x254C)
  #define RTL8389_PORT_ISOLATION_CONTROL18_P18ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL18_P18ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL18_P18ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL19_ADDR                                                                  (0x2550)
  #define RTL8389_PORT_ISOLATION_CONTROL19_P19ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL19_P19ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL19_P19ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL20_ADDR                                                                  (0x2554)
  #define RTL8389_PORT_ISOLATION_CONTROL20_P20ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL20_P20ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL20_P20ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL21_ADDR                                                                  (0x2558)
  #define RTL8389_PORT_ISOLATION_CONTROL21_P21ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL21_P21ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL21_P21ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL22_ADDR                                                                  (0x255C)
  #define RTL8389_PORT_ISOLATION_CONTROL22_P22ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL22_P22ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL22_P22ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL23_ADDR                                                                  (0x2560)
  #define RTL8389_PORT_ISOLATION_CONTROL23_P23ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL23_P23ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL23_P23ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL24_ADDR                                                                  (0x2564)
  #define RTL8389_PORT_ISOLATION_CONTROL24_P24ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL24_P24ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL24_P24ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL25_ADDR                                                                  (0x2568)
  #define RTL8389_PORT_ISOLATION_CONTROL25_P25ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL25_P25ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL25_P25ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL26_ADDR                                                                  (0x256C)
  #define RTL8389_PORT_ISOLATION_CONTROL26_P26ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL26_P26ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL26_P26ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL27_ADDR                                                                  (0x2570)
  #define RTL8389_PORT_ISOLATION_CONTROL27_P27ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL27_P27ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL27_P27ISO_OFFSET)

#define RTL8389_PORT_ISOLATION_CONTROL28_ADDR                                                                  (0x2574)
  #define RTL8389_PORT_ISOLATION_CONTROL28_P28ISO_OFFSET                                                       (0)
  #define RTL8389_PORT_ISOLATION_CONTROL28_P28ISO_MASK                                                         (0x1FFFFFFF << RTL8389_PORT_ISOLATION_CONTROL28_P28ISO_OFFSET)


/*
 * Feature: ALE RMA Registers 
 */
#define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_ADDR                                                       (0x2578)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0F_OFFSET                                             (30)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0F_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0F_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0E_OFFSET                                             (28)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0E_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0E_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0D_OFFSET                                             (26)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0D_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0D_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0C_OFFSET                                             (24)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0C_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0C_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0B_OFFSET                                             (22)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0B_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0B_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0A_OFFSET                                             (20)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0A_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA0A_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA09_OFFSET                                             (18)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA09_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA09_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA08_OFFSET                                             (16)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA08_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA08_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA07_OFFSET                                             (14)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA07_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA07_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA06_OFFSET                                             (12)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA06_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA06_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA05_OFFSET                                             (10)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA05_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA05_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA04_OFFSET                                             (8)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA04_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA04_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA03_OFFSET                                             (6)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA03_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA03_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA02_OFFSET                                             (4)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA02_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA02_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA01_OFFSET                                             (2)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA01_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA01_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA00_OFFSET                                             (0)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA00_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL0_RMA00_OFFSET)

#define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_ADDR                                                       (0x257C)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1F_OFFSET                                             (30)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1F_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1F_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1E_OFFSET                                             (28)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1E_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1E_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1D_OFFSET                                             (26)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1D_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1D_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1C_OFFSET                                             (24)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1C_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1C_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1B_OFFSET                                             (22)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1B_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1B_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1A_OFFSET                                             (20)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1A_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA1A_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA19_OFFSET                                             (18)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA19_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA19_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA18_OFFSET                                             (16)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA18_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA18_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA17_OFFSET                                             (14)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA17_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA17_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA16_OFFSET                                             (12)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA16_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA16_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA15_OFFSET                                             (10)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA15_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA15_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA14_OFFSET                                             (8)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA14_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA14_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA13_OFFSET                                             (6)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA13_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA13_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA12_OFFSET                                             (4)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA12_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA12_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA11_OFFSET                                             (2)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA11_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA11_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA10_OFFSET                                             (0)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA10_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL1_RMA10_OFFSET)

#define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_ADDR                                                       (0x2580)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2F_OFFSET                                             (30)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2F_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2F_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2E_OFFSET                                             (28)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2E_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2E_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2D_OFFSET                                             (26)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2D_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2D_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2C_OFFSET                                             (24)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2C_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2C_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2B_OFFSET                                             (22)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2B_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2B_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2A_OFFSET                                             (20)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2A_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA2A_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA29_OFFSET                                             (18)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA29_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA29_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA28_OFFSET                                             (16)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA28_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA28_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA27_OFFSET                                             (14)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA27_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA27_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA26_OFFSET                                             (12)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA26_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA26_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA25_OFFSET                                             (10)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA25_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA25_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA24_OFFSET                                             (8)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA24_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA24_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA23_OFFSET                                             (6)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA23_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA23_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA22_OFFSET                                             (4)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA22_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA22_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA21_OFFSET                                             (2)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA21_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA21_OFFSET)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA20_OFFSET                                             (0)
  #define RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA20_MASK                                               (0x3 << RTL8389_RESERVED_MULTICAST_ADDRESS_CONTROL2_RMA20_OFFSET)


/*
 * Feature: ALE Table Access Registers 
 */
#define RTL8389_INDIRECT_CONTROL_ADDR                                                                          (0x2584)
  #define RTL8389_INDIRECT_CONTROL_EXECUTE_OFFSET                                                              (31)
  #define RTL8389_INDIRECT_CONTROL_EXECUTE_MASK                                                                (0x1 << RTL8389_INDIRECT_CONTROL_EXECUTE_OFFSET)
  #define RTL8389_INDIRECT_CONTROL_ACCMD_OFFSET                                                                (30)
  #define RTL8389_INDIRECT_CONTROL_ACCMD_MASK                                                                  (0x1 << RTL8389_INDIRECT_CONTROL_ACCMD_OFFSET)
  #define RTL8389_INDIRECT_CONTROL_ACCTBTP_OFFSET                                                              (15)
  #define RTL8389_INDIRECT_CONTROL_ACCTBTP_MASK                                                                (0x7 << RTL8389_INDIRECT_CONTROL_ACCTBTP_OFFSET)
  #define RTL8389_INDIRECT_CONTROL_ACCADDR_OFFSET                                                              (0)
  #define RTL8389_INDIRECT_CONTROL_ACCADDR_MASK                                                                (0x7FFF << RTL8389_INDIRECT_CONTROL_ACCADDR_OFFSET)

#define RTL8389_INDIRECT_DATA0_FOR_CPU_ADDR                                                                    (0x2588)
  #define RTL8389_INDIRECT_DATA0_FOR_CPU_DATA0_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA0_FOR_CPU_DATA0_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA0_FOR_CPU_DATA0_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA1_FOR_CPU_ADDR                                                                    (0x258C)
  #define RTL8389_INDIRECT_DATA1_FOR_CPU_DATA1_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA1_FOR_CPU_DATA1_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA1_FOR_CPU_DATA1_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA2_FOR_CPU_ADDR                                                                    (0x2590)
  #define RTL8389_INDIRECT_DATA2_FOR_CPU_DATA2_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA2_FOR_CPU_DATA2_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA2_FOR_CPU_DATA2_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA3_FOR_CPU_ADDR                                                                    (0x2594)
  #define RTL8389_INDIRECT_DATA3_FOR_CPU_DATA3_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA3_FOR_CPU_DATA3_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA3_FOR_CPU_DATA3_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA4_FOR_CPU_ADDR                                                                    (0x2598)
  #define RTL8389_INDIRECT_DATA4_FOR_CPU_DATA4_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA4_FOR_CPU_DATA4_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA4_FOR_CPU_DATA4_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA5_FOR_CPU_ADDR                                                                    (0x259C)
  #define RTL8389_INDIRECT_DATA5_FOR_CPU_DATA5_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA5_FOR_CPU_DATA5_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA5_FOR_CPU_DATA5_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA6_FOR_CPU_ADDR                                                                    (0x25A0)
  #define RTL8389_INDIRECT_DATA6_FOR_CPU_DATA6_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA6_FOR_CPU_DATA6_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA6_FOR_CPU_DATA6_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA7_FOR_CPU_ADDR                                                                    (0x25A4)
  #define RTL8389_INDIRECT_DATA7_FOR_CPU_DATA7_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA7_FOR_CPU_DATA7_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA7_FOR_CPU_DATA7_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA8_FOR_CPU_ADDR                                                                    (0x25A8)
  #define RTL8389_INDIRECT_DATA8_FOR_CPU_DATA8_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA8_FOR_CPU_DATA8_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA8_FOR_CPU_DATA8_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA9_FOR_CPU_ADDR                                                                    (0x25AC)
  #define RTL8389_INDIRECT_DATA9_FOR_CPU_DATA9_FOR_CPU_OFFSET                                                  (0)
  #define RTL8389_INDIRECT_DATA9_FOR_CPU_DATA9_FOR_CPU_MASK                                                    (0xFFFFFFFF << RTL8389_INDIRECT_DATA9_FOR_CPU_DATA9_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA10_FOR_CPU_ADDR                                                                   (0x25B0)
  #define RTL8389_INDIRECT_DATA10_FOR_CPU_DATA10_FOR_CPU_OFFSET                                                (0)
  #define RTL8389_INDIRECT_DATA10_FOR_CPU_DATA10_FOR_CPU_MASK                                                  (0xFFFFFFFF << RTL8389_INDIRECT_DATA10_FOR_CPU_DATA10_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA11_FOR_CPU_ADDR                                                                   (0x25B4)
  #define RTL8389_INDIRECT_DATA11_FOR_CPU_DATA11_FOR_CPU_OFFSET                                                (0)
  #define RTL8389_INDIRECT_DATA11_FOR_CPU_DATA11_FOR_CPU_MASK                                                  (0xFFFFFFFF << RTL8389_INDIRECT_DATA11_FOR_CPU_DATA11_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA12_FOR_CPU_ADDR                                                                   (0x25B8)
  #define RTL8389_INDIRECT_DATA12_FOR_CPU_DATA12_FOR_CPU_OFFSET                                                (0)
  #define RTL8389_INDIRECT_DATA12_FOR_CPU_DATA12_FOR_CPU_MASK                                                  (0xFFFFFFFF << RTL8389_INDIRECT_DATA12_FOR_CPU_DATA12_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA13_FOR_CPU_ADDR                                                                   (0x25BC)
  #define RTL8389_INDIRECT_DATA13_FOR_CPU_DATA13_FOR_CPU_OFFSET                                                (0)
  #define RTL8389_INDIRECT_DATA13_FOR_CPU_DATA13_FOR_CPU_MASK                                                  (0xFFFFFFFF << RTL8389_INDIRECT_DATA13_FOR_CPU_DATA13_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA14_FOR_CPU_ADDR                                                                   (0x25C0)
  #define RTL8389_INDIRECT_DATA14_FOR_CPU_DATA14_FOR_CPU_OFFSET                                                (0)
  #define RTL8389_INDIRECT_DATA14_FOR_CPU_DATA14_FOR_CPU_MASK                                                  (0xFFFFFFFF << RTL8389_INDIRECT_DATA14_FOR_CPU_DATA14_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA15_FOR_CPU_ADDR                                                                   (0x25C4)
  #define RTL8389_INDIRECT_DATA15_FOR_CPU_DATA15_FOR_CPU_OFFSET                                                (0)
  #define RTL8389_INDIRECT_DATA15_FOR_CPU_DATA15_FOR_CPU_MASK                                                  (0xFFFFFFFF << RTL8389_INDIRECT_DATA15_FOR_CPU_DATA15_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA16_FOR_CPU_ADDR                                                                   (0x25C8)
  #define RTL8389_INDIRECT_DATA16_FOR_CPU_DATA16_FOR_CPU_OFFSET                                                (0)
  #define RTL8389_INDIRECT_DATA16_FOR_CPU_DATA16_FOR_CPU_MASK                                                  (0xFFFFFFFF << RTL8389_INDIRECT_DATA16_FOR_CPU_DATA16_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA17_FOR_CPU_ADDR                                                                   (0x25CC)
  #define RTL8389_INDIRECT_DATA17_FOR_CPU_DATA17_FOR_CPU_OFFSET                                                (0)
  #define RTL8389_INDIRECT_DATA17_FOR_CPU_DATA17_FOR_CPU_MASK                                                  (0xFFFFFFFF << RTL8389_INDIRECT_DATA17_FOR_CPU_DATA17_FOR_CPU_OFFSET)

#define RTL8389_INDIRECT_DATA18_FOR_CPU_ADDR                                                                   (0x25D0)
  #define RTL8389_INDIRECT_DATA18_FOR_CPU_DATA18_FOR_CPU_OFFSET                                                (0)
  #define RTL8389_INDIRECT_DATA18_FOR_CPU_DATA18_FOR_CPU_MASK                                                  (0xFFFFFFFF << RTL8389_INDIRECT_DATA18_FOR_CPU_DATA18_FOR_CPU_OFFSET)


/*
 * Feature: ALE HSB HSA Registers 
 */
#define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_ADDR                                                              (0x25D4)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_SEL_HSB_OFFSET                                                  (31)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_SEL_HSB_MASK                                                    (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL0_SEL_HSB_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_VALID_HSB_OFFSET                                                (30)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_VALID_HSB_MASK                                                  (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL0_VALID_HSB_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_CFI_OFFSET                                                      (22)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_CFI_MASK                                                        (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL0_CFI_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_PATTERNMATCH_OFFSET                                             (20)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_PATTERNMATCH_MASK                                               (0x3 << RTL8389_HEADER_STAMP_BEFORE_CONTROL0_PATTERNMATCH_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_FLOWLABEL_OFFSET                                                (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL0_FLOWLABEL_MASK                                                  (0xFFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL0_FLOWLABEL_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL1_ADDR                                                              (0x25D8)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL1_DSTPORT_OFFSET                                                  (16)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL1_DSTPORT_MASK                                                    (0xFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL1_DSTPORT_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL1_SRCPORT_OFFSET                                                  (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL1_SRCPORT_MASK                                                    (0xFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL1_SRCPORT_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_ADDR                                                              (0x25DC)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_TCPFLAGS_OFFSET                                                 (24)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_TCPFLAGS_MASK                                                   (0xFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL2_TCPFLAGS_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_IPPROTO_OFFSET                                                  (16)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_IPPROTO_MASK                                                    (0xFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL2_IPPROTO_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_SVID_OFFSET                                                     (4)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_SVID_MASK                                                       (0xFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL2_SVID_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_SPRI_OFFSET                                                     (1)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_SPRI_MASK                                                       (0x7 << RTL8389_HEADER_STAMP_BEFORE_CONTROL2_SPRI_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_RXDROP_OFFSET                                                   (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL2_RXDROP_MASK                                                     (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL2_RXDROP_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL3_ADDR                                                              (0x25E0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL3_CPUTAGIF_OFFSET                                                 (31)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL3_CPUTAGIF_MASK                                                   (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL3_CPUTAGIF_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL3_CPUINTPRI_OFFSET                                                (28)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL3_CPUINTPRI_MASK                                                  (0x7 << RTL8389_HEADER_STAMP_BEFORE_CONTROL3_CPUINTPRI_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL3_CPUPORTMASK_OFFSET                                              (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL3_CPUPORTMASK_MASK                                                (0xFFFFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL3_CPUPORTMASK_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL4_ADDR                                                              (0x25E4)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL4_ETHTYPE_OFFSET                                                  (16)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL4_ETHTYPE_MASK                                                    (0xFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL4_ETHTYPE_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL4_IPV6MLD_OFFSET                                                  (15)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL4_IPV6MLD_MASK                                                    (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL4_IPV6MLD_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL4_CPRI_OFFSET                                                     (12)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL4_CPRI_MASK                                                       (0x7 << RTL8389_HEADER_STAMP_BEFORE_CONTROL4_CPRI_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL4_CVID_OFFSET                                                     (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL4_CVID_MASK                                                       (0xFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL4_CVID_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL5_ADDR                                                              (0x25E8)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL5_DIP_OFFSET                                                      (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL5_DIP_MASK                                                        (0xFFFFFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL5_DIP_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL6_ADDR                                                              (0x25EC)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL6_SIP_OFFSET                                                      (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL6_SIP_MASK                                                        (0xFFFFFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL6_SIP_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL7_ADDR                                                              (0x25F0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL7_DMAC_47_16_OFFSET                                               (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL7_DMAC_47_16_MASK                                                 (0xFFFFFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL7_DMAC_47_16_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL8_ADDR                                                              (0x25F4)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL8_DMAC_15_0_OFFSET                                                (16)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL8_DMAC_15_0_MASK                                                  (0xFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL8_DMAC_15_0_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL8_SMAC_47_32_OFFSET                                               (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL8_SMAC_47_32_MASK                                                 (0xFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL8_SMAC_47_32_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL9_ADDR                                                              (0x25F8)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL9_SMAC_31_0_OFFSET                                                (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL9_SMAC_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL9_SMAC_31_0_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_ADDR                                                             (0x25FC)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_TOS_OFFSET                                                     (24)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_TOS_MASK                                                       (0xFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_TOS_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CPUASDP_OFFSET                                                 (23)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CPUASDP_MASK                                                   (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CPUASDP_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CPUASDPM_OFFSET                                                (22)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CPUASDPM_MASK                                                  (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CPUASDPM_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CPUASDPRMK_OFFSET                                              (21)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CPUASDPRMK_MASK                                                (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CPUASDPRMK_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_IPV6_OFFSET                                                    (20)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_IPV6_MASK                                                      (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_IPV6_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10___IPV4_OFFSET                                                  (19)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10___IPV4_MASK                                                    (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL10___IPV4_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_PPPOE_OFFSET                                                   (18)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_PPPOE_MASK                                                     (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_PPPOE_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_STAGIF_OFFSET                                                  (17)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_STAGIF_MASK                                                    (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_STAGIF_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CTAGIF_OFFSET                                                  (16)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CTAGIF_MASK                                                    (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_CTAGIF_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_FRAMETYPE_OFFSET                                               (14)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_FRAMETYPE_MASK                                                 (0x3 << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_FRAMETYPE_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_PKTLEN_OFFSET                                                  (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL10_PKTLEN_MASK                                                    (0x3FFF << RTL8389_HEADER_STAMP_BEFORE_CONTROL10_PKTLEN_OFFSET)

#define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_ADDR                                                             (0x2600)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_L4CSOK_OFFSET                                                  (31)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_L4CSOK_MASK                                                    (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL11_L4CSOK_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_L3CSOK_OFFSET                                                  (30)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_L3CSOK_MASK                                                    (0x1 << RTL8389_HEADER_STAMP_BEFORE_CONTROL11_L3CSOK_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_ENDPAGE_OFFSET                                                 (19)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_ENDPAGE_MASK                                                   (0x7FF << RTL8389_HEADER_STAMP_BEFORE_CONTROL11_ENDPAGE_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_STARTPAGE_OFFSET                                               (8)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_STARTPAGE_MASK                                                 (0x7FF << RTL8389_HEADER_STAMP_BEFORE_CONTROL11_STARTPAGE_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_STARTBANK_OFFSET                                               (5)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_STARTBANK_MASK                                                 (0x7 << RTL8389_HEADER_STAMP_BEFORE_CONTROL11_STARTBANK_OFFSET)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_SPA_OFFSET                                                     (0)
  #define RTL8389_HEADER_STAMP_BEFORE_CONTROL11_SPA_MASK                                                       (0x1F << RTL8389_HEADER_STAMP_BEFORE_CONTROL11_SPA_OFFSET)

#define RTL8389_HEADER_STAMP_AFTER_CONTROL0_ADDR                                                               (0x2604)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_HSA_BUSY_OFFSET                                                  (31)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_HSA_BUSY_MASK                                                    (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL0_HSA_BUSY_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_NEWSVID_OFFSET                                                   (14)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_NEWSVID_MASK                                                     (0xFFF << RTL8389_HEADER_STAMP_AFTER_CONTROL0_NEWSVID_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_NEWVID_OFFSET                                                    (2)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_NEWVID_MASK                                                      (0xFFF << RTL8389_HEADER_STAMP_AFTER_CONTROL0_NEWVID_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_CPUTAGIF_OFFSET                                                  (1)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_CPUTAGIF_MASK                                                    (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL0_CPUTAGIF_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_DPCNT_OFFSET                                                     (0)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL0_DPCNT_MASK                                                       (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL0_DPCNT_OFFSET)

#define RTL8389_HEADER_STAMP_AFTER_CONTROL1_ADDR                                                               (0x2608)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL1_DPCNT_OFFSET                                                     (28)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL1_DPCNT_MASK                                                       (0xF << RTL8389_HEADER_STAMP_AFTER_CONTROL1_DPCNT_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL1_RVID_OFFSET                                                      (16)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL1_RVID_MASK                                                        (0xFFF << RTL8389_HEADER_STAMP_AFTER_CONTROL1_RVID_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL1_REASON_OFFSET                                                    (0)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL1_REASON_MASK                                                      (0xFFFF << RTL8389_HEADER_STAMP_AFTER_CONTROL1_REASON_OFFSET)

#define RTL8389_HEADER_STAMP_AFTER_CONTROL2_ADDR                                                               (0x260C)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL2_INTPRI_OFFSET                                                    (29)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL2_INTPRI_MASK                                                      (0x7 << RTL8389_HEADER_STAMP_AFTER_CONTROL2_INTPRI_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL2_DPMASK_OFFSET                                                    (0)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL2_DPMASK_MASK                                                      (0x1FFFFFFF << RTL8389_HEADER_STAMP_AFTER_CONTROL2_DPMASK_OFFSET)

#define RTL8389_HEADER_STAMP_AFTER_CONTROL3_ADDR                                                               (0x2610)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_MIR1DPA_OFFSET                                                   (27)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_MIR1DPA_MASK                                                     (0x1F << RTL8389_HEADER_STAMP_AFTER_CONTROL3_MIR1DPA_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_MIR0DPA_OFFSET                                                   (22)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_MIR0DPA_MASK                                                     (0x1F << RTL8389_HEADER_STAMP_AFTER_CONTROL3_MIR0DPA_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_CPUASDPRMK_OFFSET                                                (21)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_CPUASDPRMK_MASK                                                  (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL3_CPUASDPRMK_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_IPV6_OFFSET                                                      (20)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_IPV6_MASK                                                        (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL3_IPV6_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3___IPV4_OFFSET                                                    (19)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3___IPV4_MASK                                                      (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL3___IPV4_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_PPPOE_OFFSET                                                     (18)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_PPPOE_MASK                                                       (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL3_PPPOE_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_STAGIF_OFFSET                                                    (17)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_STAGIF_MASK                                                      (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL3_STAGIF_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_CTAGIF_OFFSET                                                    (16)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_CTAGIF_MASK                                                      (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL3_CTAGIF_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_FRAMETYPE_OFFSET                                                 (14)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_FRAMETYPE_MASK                                                   (0x3 << RTL8389_HEADER_STAMP_AFTER_CONTROL3_FRAMETYPE_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_PKTLEN_OFFSET                                                    (0)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL3_PKTLEN_MASK                                                      (0x3FFF << RTL8389_HEADER_STAMP_AFTER_CONTROL3_PKTLEN_OFFSET)

#define RTL8389_HEADER_STAMP_AFTER_CONTROL4_ADDR                                                               (0x2614)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_L4CSOK_OFFSET                                                    (31)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_L4CSOK_MASK                                                      (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL4_L4CSOK_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_L3CSOK_OFFSET                                                    (30)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_L3CSOK_MASK                                                      (0x1 << RTL8389_HEADER_STAMP_AFTER_CONTROL4_L3CSOK_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_ENDPAGE_OFFSET                                                   (19)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_ENDPAGE_MASK                                                     (0x7FF << RTL8389_HEADER_STAMP_AFTER_CONTROL4_ENDPAGE_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_STARTPAGE_OFFSET                                                 (8)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_STARTPAGE_MASK                                                   (0x7FF << RTL8389_HEADER_STAMP_AFTER_CONTROL4_STARTPAGE_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_STARTBANK_OFFSET                                                 (5)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_STARTBANK_MASK                                                   (0x7 << RTL8389_HEADER_STAMP_AFTER_CONTROL4_STARTBANK_OFFSET)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_SPA_OFFSET                                                       (0)
  #define RTL8389_HEADER_STAMP_AFTER_CONTROL4_SPA_MASK                                                         (0x1F << RTL8389_HEADER_STAMP_AFTER_CONTROL4_SPA_OFFSET)


/*
 * Feature: ALE MIB Registers 
 */
#define RTL8389_DROP_COUNTER_1_ADDR                                                                            (0x2618)
  #define RTL8389_DROP_COUNTER_1_ACLRATELIMITDROPPKTCNT_OFFSET                                                 (16)
  #define RTL8389_DROP_COUNTER_1_ACLRATELIMITDROPPKTCNT_MASK                                                   (0xFFFF << RTL8389_DROP_COUNTER_1_ACLRATELIMITDROPPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_1_ACLDROPPKTCNT_OFFSET                                                          (0)
  #define RTL8389_DROP_COUNTER_1_ACLDROPPKTCNT_MASK                                                            (0xFFFF << RTL8389_DROP_COUNTER_1_ACLDROPPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_2_ADDR                                                                            (0x261C)
  #define RTL8389_DROP_COUNTER_2_MSTPDSTDROPPKTCNT_OFFSET                                                      (16)
  #define RTL8389_DROP_COUNTER_2_MSTPDSTDROPPKTCNT_MASK                                                        (0xFFFF << RTL8389_DROP_COUNTER_2_MSTPDSTDROPPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_2_MSTPSRCDROPPKTCNT_OFFSET                                                      (0)
  #define RTL8389_DROP_COUNTER_2_MSTPSRCDROPPKTCNT_MASK                                                        (0xFFFF << RTL8389_DROP_COUNTER_2_MSTPSRCDROPPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_3_ADDR                                                                            (0x2620)
  #define RTL8389_DROP_COUNTER_3_VLANINGRESSFILTERINGPKTCNT_OFFSET                                             (16)
  #define RTL8389_DROP_COUNTER_3_VLANINGRESSFILTERINGPKTCNT_MASK                                               (0xFFFF << RTL8389_DROP_COUNTER_3_VLANINGRESSFILTERINGPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_3_VLANACCEPTTYPEFILTERINGPKTCNT_OFFSET                                          (0)
  #define RTL8389_DROP_COUNTER_3_VLANACCEPTTYPEFILTERINGPKTCNT_MASK                                            (0xFFFF << RTL8389_DROP_COUNTER_3_VLANACCEPTTYPEFILTERINGPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_4_ADDR                                                                            (0x2624)
  #define RTL8389_DROP_COUNTER_4_VLANEGRESSFILTERINGPKTCNT_OFFSET                                              (16)
  #define RTL8389_DROP_COUNTER_4_VLANEGRESSFILTERINGPKTCNT_MASK                                                (0xFFFF << RTL8389_DROP_COUNTER_4_VLANEGRESSFILTERINGPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_4_VLANERRORDROPPKTCNT_OFFSET                                                    (0)
  #define RTL8389_DROP_COUNTER_4_VLANERRORDROPPKTCNT_MASK                                                      (0xFFFF << RTL8389_DROP_COUNTER_4_VLANERRORDROPPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_5_ADDR                                                                            (0x2628)
  #define RTL8389_DROP_COUNTER_5_DABLOCKPKTCNT_OFFSET                                                          (16)
  #define RTL8389_DROP_COUNTER_5_DABLOCKPKTCNT_MASK                                                            (0xFFFF << RTL8389_DROP_COUNTER_5_DABLOCKPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_5_SABLOCKPKTCNT_OFFSET                                                          (0)
  #define RTL8389_DROP_COUNTER_5_SABLOCKPKTCNT_MASK                                                            (0xFFFF << RTL8389_DROP_COUNTER_5_SABLOCKPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_6_ADDR                                                                            (0x262C)
  #define RTL8389_DROP_COUNTER_6_L2STORMFILTERINGPKTCNT_OFFSET                                                 (16)
  #define RTL8389_DROP_COUNTER_6_L2STORMFILTERINGPKTCNT_MASK                                                   (0xFFFF << RTL8389_DROP_COUNTER_6_L2STORMFILTERINGPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_6_LIMITEDL2ENTRYFULLDROPPKTCNT_OFFSET                                           (0)
  #define RTL8389_DROP_COUNTER_6_LIMITEDL2ENTRYFULLDROPPKTCNT_MASK                                             (0xFFFF << RTL8389_DROP_COUNTER_6_LIMITEDL2ENTRYFULLDROPPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_7_ADDR                                                                            (0x2630)
  #define RTL8389_DROP_COUNTER_7_DOT1XSPORTUNAUTHPKTCNT_OFFSET                                                 (16)
  #define RTL8389_DROP_COUNTER_7_DOT1XSPORTUNAUTHPKTCNT_MASK                                                   (0xFFFF << RTL8389_DROP_COUNTER_7_DOT1XSPORTUNAUTHPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_7_DOT1XSMACUNAUTHPKTCNT_OFFSET                                                  (0)
  #define RTL8389_DROP_COUNTER_7_DOT1XSMACUNAUTHPKTCNT_MASK                                                    (0xFFFF << RTL8389_DROP_COUNTER_7_DOT1XSMACUNAUTHPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_8_ADDR                                                                            (0x2634)
  #define RTL8389_DROP_COUNTER_8_DOT1XDPORTUNAUTHPKTCNT_OFFSET                                                 (16)
  #define RTL8389_DROP_COUNTER_8_DOT1XDPORTUNAUTHPKTCNT_MASK                                                   (0xFFFF << RTL8389_DROP_COUNTER_8_DOT1XDPORTUNAUTHPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_8_DOT1XDMACUNAUTHPKTCNT_OFFSET                                                  (0)
  #define RTL8389_DROP_COUNTER_8_DOT1XDMACUNAUTHPKTCNT_MASK                                                    (0xFFFF << RTL8389_DROP_COUNTER_8_DOT1XDMACUNAUTHPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_9_ADDR                                                                            (0x2638)
  #define RTL8389_DROP_COUNTER_9_PORTISOLATIONDROPPKTCNT_OFFSET                                                (16)
  #define RTL8389_DROP_COUNTER_9_PORTISOLATIONDROPPKTCNT_MASK                                                  (0xFFFF << RTL8389_DROP_COUNTER_9_PORTISOLATIONDROPPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_9_RMADROPPKTCNT_OFFSET                                                          (0)
  #define RTL8389_DROP_COUNTER_9_RMADROPPKTCNT_MASK                                                            (0xFFFF << RTL8389_DROP_COUNTER_9_RMADROPPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_10_ADDR                                                                           (0x263C)
  #define RTL8389_DROP_COUNTER_10_SOFTCONGESTDROPCNT_OFFSET                                                    (16)
  #define RTL8389_DROP_COUNTER_10_SOFTCONGESTDROPCNT_MASK                                                      (0xFFFF << RTL8389_DROP_COUNTER_10_SOFTCONGESTDROPCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_10_ETHERSTATSOQDROP_OFFSET                                                      (0)
  #define RTL8389_DROP_COUNTER_10_ETHERSTATSOQDROP_MASK                                                        (0xFFFF << RTL8389_DROP_COUNTER_10_ETHERSTATSOQDROP_OFFSET)

#define RTL8389_DROP_COUNTER_11_ADDR                                                                           (0x2640)
  #define RTL8389_DROP_COUNTER_11_SVLANSEARCHNOHIT_OFFSET                                                      (16)
  #define RTL8389_DROP_COUNTER_11_SVLANSEARCHNOHIT_MASK                                                        (0xFFFF << RTL8389_DROP_COUNTER_11_SVLANSEARCHNOHIT_OFFSET)
  #define RTL8389_DROP_COUNTER_11_SVLANINGRESSFILTERDROPPKTCNT_OFFSET                                          (0)
  #define RTL8389_DROP_COUNTER_11_SVLANINGRESSFILTERDROPPKTCNT_MASK                                            (0xFFFF << RTL8389_DROP_COUNTER_11_SVLANINGRESSFILTERDROPPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_12_ADDR                                                                           (0x2644)
  #define RTL8389_DROP_COUNTER_12_ETHERSTATSOPDROP_OFFSET                                                      (16)
  #define RTL8389_DROP_COUNTER_12_ETHERSTATSOPDROP_MASK                                                        (0xFFFF << RTL8389_DROP_COUNTER_12_ETHERSTATSOPDROP_OFFSET)
  #define RTL8389_DROP_COUNTER_12_SVLANACCEPTTYPEDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_DROP_COUNTER_12_SVLANACCEPTTYPEDROPPKTCNT_MASK                                               (0xFFFF << RTL8389_DROP_COUNTER_12_SVLANACCEPTTYPEDROPPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_13_ADDR                                                                           (0x2648)
  #define RTL8389_DROP_COUNTER_13_LINKDOWNDROPPKTCNT_OFFSET                                                    (16)
  #define RTL8389_DROP_COUNTER_13_LINKDOWNDROPPKTCNT_MASK                                                      (0xFFFF << RTL8389_DROP_COUNTER_13_LINKDOWNDROPPKTCNT_OFFSET)
  #define RTL8389_DROP_COUNTER_13_LOCALTRAFFICDROPPKTCNT_OFFSET                                                (0)
  #define RTL8389_DROP_COUNTER_13_LOCALTRAFFICDROPPKTCNT_MASK                                                  (0xFFFF << RTL8389_DROP_COUNTER_13_LOCALTRAFFICDROPPKTCNT_OFFSET)

#define RTL8389_DROP_COUNTER_14_ADDR                                                                           (0x264C)
  #define RTL8389_DROP_COUNTER_14_CPUEXCESS1600BDROPPKTCNT_OFFSET                                              (0)
  #define RTL8389_DROP_COUNTER_14_CPUEXCESS1600BDROPPKTCNT_MASK                                                (0xFFFF << RTL8389_DROP_COUNTER_14_CPUEXCESS1600BDROPPKTCNT_OFFSET)


/*
 * Feature: ALE Miscellaneous Registers 
 */
#define RTL8389_CLEAR_SRAM_CONTROL_ADDR                                                                        (0x2650)
  #define RTL8389_CLEAR_SRAM_CONTROL_CLEAR_SRAM_OFFSET                                                         (31)
  #define RTL8389_CLEAR_SRAM_CONTROL_CLEAR_SRAM_MASK                                                           (0x1 << RTL8389_CLEAR_SRAM_CONTROL_CLEAR_SRAM_OFFSET)
  #define RTL8389_CLEAR_SRAM_CONTROL_DEBUG_L2_LEARNING_CNT_OFFSET                                              (0)
  #define RTL8389_CLEAR_SRAM_CONTROL_DEBUG_L2_LEARNING_CNT_MASK                                                (0x1FFFFFFF << RTL8389_CLEAR_SRAM_CONTROL_DEBUG_L2_LEARNING_CNT_OFFSET)

#define RTL8389_L2_TABLE_FLUSH_CONTROL_ADDR                                                                    (0x2654)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_ACT_OFFSET                                                            (31)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_ACT_MASK                                                              (0x1 << RTL8389_L2_TABLE_FLUSH_CONTROL_ACT_OFFSET)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_FID_CMP_OFFSET                                                        (30)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_FID_CMP_MASK                                                          (0x1 << RTL8389_L2_TABLE_FLUSH_CONTROL_FID_CMP_OFFSET)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_PORT_CMP_OFFSET                                                       (29)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_PORT_CMP_MASK                                                         (0x1 << RTL8389_L2_TABLE_FLUSH_CONTROL_PORT_CMP_OFFSET)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_FID_OFFSET                                                            (5)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_FID_MASK                                                              (0xFFF << RTL8389_L2_TABLE_FLUSH_CONTROL_FID_OFFSET)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_PORT_NUM_OFFSET                                                       (0)
  #define RTL8389_L2_TABLE_FLUSH_CONTROL_PORT_NUM_MASK                                                         (0x1F << RTL8389_L2_TABLE_FLUSH_CONTROL_PORT_NUM_OFFSET)


/*
 * Feature: Schedule Packet Schedule Registers 
 */
#define RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_ADDR                                                          (0x2700)
  #define RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_INC_IFG_OFFSET                                              (16)
  #define RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_INC_IFG_MASK                                                (0x1 << RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_INC_IFG_OFFSET)
  #define RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_TICK_PERIOD_OFFSET                                          (8)
  #define RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_TICK_PERIOD_MASK                                            (0xFF << RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_TICK_PERIOD_OFFSET)
  #define RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_BYTE_PER_TKN_OFFSET                                         (0)
  #define RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_BYTE_PER_TKN_MASK                                           (0xFF << RTL8389_PACKET_SCHEDULING_GLOBAL_CONTROL_BYTE_PER_TKN_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x2704)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER0_P0_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER0_P0_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER0_P0_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x2708)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER1_P0Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER1_P0Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER1_P0Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER1_P0Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER1_P0Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER1_P0Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x270C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER2_P0Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER2_P0Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER2_P0Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER2_P0Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER2_P0Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER2_P0Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x2710)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER3_P0Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER3_P0Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER3_P0Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER3_P0Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER3_P0Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER3_P0Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x2714)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER4_P0Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER4_P0Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER4_P0Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER4_P0Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER4_P0Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_0_LEAKY_BUCKET_PARAMETER4_P0Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x2718)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER0_P1_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER0_P1_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER0_P1_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x271C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER1_P1Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER1_P1Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER1_P1Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER1_P1Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER1_P1Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER1_P1Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x2720)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER2_P1Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER2_P1Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER2_P1Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER2_P1Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER2_P1Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER2_P1Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x2724)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER3_P1Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER3_P1Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER3_P1Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER3_P1Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER3_P1Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER3_P1Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x2728)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER4_P1Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER4_P1Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER4_P1Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER4_P1Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER4_P1Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_1_LEAKY_BUCKET_PARAMETER4_P1Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x272C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER0_P2_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER0_P2_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER0_P2_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x2730)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER1_P2Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER1_P2Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER1_P2Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER1_P2Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER1_P2Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER1_P2Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x2734)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER2_P2Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER2_P2Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER2_P2Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER2_P2Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER2_P2Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER2_P2Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x2738)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER3_P2Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER3_P2Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER3_P2Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER3_P2Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER3_P2Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER3_P2Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x273C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER4_P2Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER4_P2Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER4_P2Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER4_P2Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER4_P2Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_2_LEAKY_BUCKET_PARAMETER4_P2Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x2740)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER0_P3_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER0_P3_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER0_P3_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x2744)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER1_P3Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER1_P3Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER1_P3Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER1_P3Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER1_P3Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER1_P3Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x2748)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER2_P3Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER2_P3Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER2_P3Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER2_P3Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER2_P3Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER2_P3Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x274C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER3_P3Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER3_P3Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER3_P3Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER3_P3Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER3_P3Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER3_P3Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x2750)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER4_P3Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER4_P3Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER4_P3Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER4_P3Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER4_P3Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_3_LEAKY_BUCKET_PARAMETER4_P3Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x2754)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER0_P4_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER0_P4_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER0_P4_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x2758)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER1_P4Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER1_P4Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER1_P4Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER1_P4Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER1_P4Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER1_P4Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x275C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER2_P4Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER2_P4Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER2_P4Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER2_P4Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER2_P4Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER2_P4Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x2760)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER3_P4Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER3_P4Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER3_P4Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER3_P4Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER3_P4Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER3_P4Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x2764)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER4_P4Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER4_P4Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER4_P4Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER4_P4Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER4_P4Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_4_LEAKY_BUCKET_PARAMETER4_P4Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x2768)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER0_P5_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER0_P5_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER0_P5_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x276C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER1_P5Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER1_P5Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER1_P5Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER1_P5Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER1_P5Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER1_P5Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x2770)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER2_P5Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER2_P5Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER2_P5Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER2_P5Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER2_P5Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER2_P5Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x2774)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER3_P5Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER3_P5Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER3_P5Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER3_P5Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER3_P5Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER3_P5Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x2778)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER4_P5Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER4_P5Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER4_P5Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER4_P5Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER4_P5Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_5_LEAKY_BUCKET_PARAMETER4_P5Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x277C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER0_P6_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER0_P6_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER0_P6_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x2780)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER1_P6Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER1_P6Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER1_P6Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER1_P6Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER1_P6Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER1_P6Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x2784)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER2_P6Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER2_P6Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER2_P6Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER2_P6Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER2_P6Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER2_P6Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x2788)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER3_P6Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER3_P6Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER3_P6Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER3_P6Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER3_P6Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER3_P6Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x278C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER4_P6Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER4_P6Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER4_P6Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER4_P6Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER4_P6Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_6_LEAKY_BUCKET_PARAMETER4_P6Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x2790)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER0_P7_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER0_P7_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER0_P7_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x2794)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER1_P7Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER1_P7Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER1_P7Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER1_P7Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER1_P7Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER1_P7Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x2798)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER2_P7Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER2_P7Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER2_P7Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER2_P7Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER2_P7Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER2_P7Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x279C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER3_P7Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER3_P7Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER3_P7Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER3_P7Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER3_P7Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER3_P7Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x27A0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER4_P7Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER4_P7Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER4_P7Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER4_P7Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER4_P7Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_7_LEAKY_BUCKET_PARAMETER4_P7Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x27A4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER0_P8_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER0_P8_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER0_P8_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x27A8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER1_P8Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER1_P8Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER1_P8Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER1_P8Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER1_P8Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER1_P8Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x27AC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER2_P8Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER2_P8Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER2_P8Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER2_P8Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER2_P8Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER2_P8Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x27B0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER3_P8Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER3_P8Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER3_P8Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER3_P8Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER3_P8Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER3_P8Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x27B4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER4_P8Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER4_P8Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER4_P8Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER4_P8Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER4_P8Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_8_LEAKY_BUCKET_PARAMETER4_P8Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER0_ADDR                                        (0x27B8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER0_P9_LB_SIZE_OFFSET                         (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER0_P9_LB_SIZE_MASK                           (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER0_P9_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER1_ADDR                                        (0x27BC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER1_P9Q1_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER1_P9Q1_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER1_P9Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER1_P9Q0_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER1_P9Q0_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER1_P9Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER2_ADDR                                        (0x27C0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER2_P9Q3_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER2_P9Q3_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER2_P9Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER2_P9Q2_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER2_P9Q2_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER2_P9Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER3_ADDR                                        (0x27C4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER3_P9Q5_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER3_P9Q5_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER3_P9Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER3_P9Q4_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER3_P9Q4_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER3_P9Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER4_ADDR                                        (0x27C8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER4_P9Q7_LB_APR_OFFSET                        (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER4_P9Q7_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER4_P9Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER4_P9Q6_LB_APR_OFFSET                        (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER4_P9Q6_LB_APR_MASK                          (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_9_LEAKY_BUCKET_PARAMETER4_P9Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x27CC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER0_P10_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER0_P10_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER0_P10_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x27D0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER1_P10Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER1_P10Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER1_P10Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER1_P10Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER1_P10Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER1_P10Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x27D4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER2_P10Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER2_P10Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER2_P10Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER2_P10Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER2_P10Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER2_P10Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x27D8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER3_P10Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER3_P10Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER3_P10Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER3_P10Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER3_P10Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER3_P10Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x27DC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER4_P10Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER4_P10Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER4_P10Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER4_P10Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER4_P10Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_10_LEAKY_BUCKET_PARAMETER4_P10Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x27E0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER0_P11_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER0_P11_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER0_P11_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x27E4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER1_P11Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER1_P11Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER1_P11Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER1_P11Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER1_P11Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER1_P11Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x27E8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER2_P11Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER2_P11Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER2_P11Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER2_P11Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER2_P11Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER2_P11Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x27EC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER3_P11Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER3_P11Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER3_P11Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER3_P11Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER3_P11Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER3_P11Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x27F0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER4_P11Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER4_P11Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER4_P11Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER4_P11Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER4_P11Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_11_LEAKY_BUCKET_PARAMETER4_P11Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x27F4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER0_P12_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER0_P12_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER0_P12_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x27F8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER1_P12Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER1_P12Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER1_P12Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER1_P12Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER1_P12Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER1_P12Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x27FC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER2_P12Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER2_P12Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER2_P12Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER2_P12Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER2_P12Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER2_P12Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x2800)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER3_P12Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER3_P12Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER3_P12Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER3_P12Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER3_P12Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER3_P12Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x2804)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER4_P12Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER4_P12Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER4_P12Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER4_P12Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER4_P12Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_12_LEAKY_BUCKET_PARAMETER4_P12Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x2808)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER0_P13_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER0_P13_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER0_P13_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x280C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER1_P13Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER1_P13Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER1_P13Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER1_P13Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER1_P13Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER1_P13Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x2810)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER2_P13Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER2_P13Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER2_P13Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER2_P13Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER2_P13Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER2_P13Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x2814)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER3_P13Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER3_P13Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER3_P13Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER3_P13Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER3_P13Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER3_P13Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x2818)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER4_P13Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER4_P13Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER4_P13Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER4_P13Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER4_P13Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_13_LEAKY_BUCKET_PARAMETER4_P13Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x281C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER0_P14_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER0_P14_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER0_P14_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x2820)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER1_P14Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER1_P14Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER1_P14Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER1_P14Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER1_P14Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER1_P14Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x2824)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER2_P14Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER2_P14Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER2_P14Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER2_P14Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER2_P14Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER2_P14Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x2828)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER3_P14Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER3_P14Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER3_P14Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER3_P14Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER3_P14Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER3_P14Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x282C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER4_P14Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER4_P14Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER4_P14Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER4_P14Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER4_P14Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_14_LEAKY_BUCKET_PARAMETER4_P14Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x2830)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER0_P15_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER0_P15_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER0_P15_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x2834)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER1_P15Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER1_P15Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER1_P15Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER1_P15Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER1_P15Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER1_P15Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x2838)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER2_P15Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER2_P15Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER2_P15Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER2_P15Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER2_P15Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER2_P15Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x283C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER3_P15Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER3_P15Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER3_P15Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER3_P15Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER3_P15Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER3_P15Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x2840)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER4_P15Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER4_P15Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER4_P15Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER4_P15Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER4_P15Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_15_LEAKY_BUCKET_PARAMETER4_P15Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x2844)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER0_P16_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER0_P16_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER0_P16_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x2848)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER1_P16Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER1_P16Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER1_P16Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER1_P16Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER1_P16Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER1_P16Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x284C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER2_P16Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER2_P16Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER2_P16Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER2_P16Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER2_P16Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER2_P16Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x2850)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER3_P16Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER3_P16Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER3_P16Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER3_P16Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER3_P16Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER3_P16Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x2854)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER4_P16Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER4_P16Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER4_P16Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER4_P16Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER4_P16Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_16_LEAKY_BUCKET_PARAMETER4_P16Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x2858)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER0_P17_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER0_P17_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER0_P17_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x285C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER1_P17Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER1_P17Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER1_P17Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER1_P17Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER1_P17Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER1_P17Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x2860)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER2_P17Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER2_P17Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER2_P17Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER2_P17Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER2_P17Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER2_P17Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x2864)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER3_P17Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER3_P17Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER3_P17Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER3_P17Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER3_P17Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER3_P17Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x2868)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER4_P17Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER4_P17Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER4_P17Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER4_P17Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER4_P17Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_17_LEAKY_BUCKET_PARAMETER4_P17Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x286C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER0_P18_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER0_P18_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER0_P18_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x2870)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER1_P18Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER1_P18Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER1_P18Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER1_P18Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER1_P18Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER1_P18Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x2874)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER2_P18Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER2_P18Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER2_P18Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER2_P18Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER2_P18Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER2_P18Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x2878)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER3_P18Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER3_P18Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER3_P18Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER3_P18Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER3_P18Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER3_P18Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x287C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER4_P18Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER4_P18Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER4_P18Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER4_P18Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER4_P18Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_18_LEAKY_BUCKET_PARAMETER4_P18Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x2880)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER0_P19_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER0_P19_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER0_P19_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x2884)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER1_P19Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER1_P19Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER1_P19Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER1_P19Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER1_P19Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER1_P19Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x2888)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER2_P19Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER2_P19Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER2_P19Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER2_P19Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER2_P19Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER2_P19Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x288C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER3_P19Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER3_P19Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER3_P19Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER3_P19Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER3_P19Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER3_P19Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x2890)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER4_P19Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER4_P19Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER4_P19Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER4_P19Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER4_P19Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_19_LEAKY_BUCKET_PARAMETER4_P19Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x2894)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER0_P20_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER0_P20_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER0_P20_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x2898)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER1_P20Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER1_P20Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER1_P20Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER1_P20Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER1_P20Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER1_P20Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x289C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER2_P20Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER2_P20Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER2_P20Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER2_P20Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER2_P20Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER2_P20Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x28A0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER3_P20Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER3_P20Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER3_P20Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER3_P20Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER3_P20Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER3_P20Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x28A4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER4_P20Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER4_P20Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER4_P20Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER4_P20Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER4_P20Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_20_LEAKY_BUCKET_PARAMETER4_P20Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x28A8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER0_P21_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER0_P21_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER0_P21_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x28AC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER1_P21Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER1_P21Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER1_P21Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER1_P21Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER1_P21Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER1_P21Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x28B0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER2_P21Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER2_P21Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER2_P21Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER2_P21Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER2_P21Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER2_P21Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x28B4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER3_P21Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER3_P21Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER3_P21Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER3_P21Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER3_P21Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER3_P21Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x28B8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER4_P21Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER4_P21Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER4_P21Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER4_P21Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER4_P21Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_21_LEAKY_BUCKET_PARAMETER4_P21Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x28BC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER0_P22_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER0_P22_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER0_P22_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x28C0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER1_P22Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER1_P22Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER1_P22Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER1_P22Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER1_P22Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER1_P22Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x28C4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER2_P22Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER2_P22Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER2_P22Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER2_P22Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER2_P22Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER2_P22Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x28C8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER3_P22Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER3_P22Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER3_P22Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER3_P22Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER3_P22Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER3_P22Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x28CC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER4_P22Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER4_P22Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER4_P22Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER4_P22Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER4_P22Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_22_LEAKY_BUCKET_PARAMETER4_P22Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x28D0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER0_P23_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER0_P23_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER0_P23_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x28D4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER1_P23Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER1_P23Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER1_P23Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER1_P23Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER1_P23Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER1_P23Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x28D8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER2_P23Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER2_P23Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER2_P23Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER2_P23Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER2_P23Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER2_P23Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x28DC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER3_P23Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER3_P23Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER3_P23Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER3_P23Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER3_P23Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER3_P23Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x28E0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER4_P23Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER4_P23Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER4_P23Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER4_P23Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER4_P23Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_23_LEAKY_BUCKET_PARAMETER4_P23Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x28E4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER0_P24_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER0_P24_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER0_P24_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x28E8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER1_P24Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER1_P24Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER1_P24Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER1_P24Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER1_P24Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER1_P24Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x28EC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER2_P24Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER2_P24Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER2_P24Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER2_P24Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER2_P24Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER2_P24Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x28F0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER3_P24Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER3_P24Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER3_P24Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER3_P24Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER3_P24Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER3_P24Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x28F4)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER4_P24Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER4_P24Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER4_P24Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER4_P24Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER4_P24Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_24_LEAKY_BUCKET_PARAMETER4_P24Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x28F8)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER0_P25_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER0_P25_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER0_P25_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x28FC)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER1_P25Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER1_P25Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER1_P25Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER1_P25Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER1_P25Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER1_P25Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x2900)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER2_P25Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER2_P25Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER2_P25Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER2_P25Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER2_P25Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER2_P25Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x2904)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER3_P25Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER3_P25Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER3_P25Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER3_P25Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER3_P25Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER3_P25Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x2908)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER4_P25Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER4_P25Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER4_P25Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER4_P25Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER4_P25Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_25_LEAKY_BUCKET_PARAMETER4_P25Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x290C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER0_P26_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER0_P26_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER0_P26_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x2910)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER1_P26Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER1_P26Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER1_P26Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER1_P26Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER1_P26Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER1_P26Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x2914)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER2_P26Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER2_P26Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER2_P26Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER2_P26Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER2_P26Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER2_P26Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x2918)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER3_P26Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER3_P26Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER3_P26Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER3_P26Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER3_P26Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER3_P26Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x291C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER4_P26Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER4_P26Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER4_P26Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER4_P26Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER4_P26Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_26_LEAKY_BUCKET_PARAMETER4_P26Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x2920)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER0_P27_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER0_P27_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER0_P27_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x2924)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER1_P27Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER1_P27Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER1_P27Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER1_P27Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER1_P27Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER1_P27Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x2928)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER2_P27Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER2_P27Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER2_P27Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER2_P27Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER2_P27Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER2_P27Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x292C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER3_P27Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER3_P27Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER3_P27Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER3_P27Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER3_P27Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER3_P27Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x2930)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER4_P27Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER4_P27Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER4_P27Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER4_P27Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER4_P27Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_27_LEAKY_BUCKET_PARAMETER4_P27Q6_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER0_ADDR                                       (0x2934)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER0_P28_LB_SIZE_OFFSET                       (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER0_P28_LB_SIZE_MASK                         (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER0_P28_LB_SIZE_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER1_ADDR                                       (0x2938)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER1_P28Q1_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER1_P28Q1_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER1_P28Q1_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER1_P28Q0_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER1_P28Q0_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER1_P28Q0_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER2_ADDR                                       (0x293C)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER2_P28Q3_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER2_P28Q3_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER2_P28Q3_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER2_P28Q2_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER2_P28Q2_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER2_P28Q2_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER3_ADDR                                       (0x2940)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER3_P28Q5_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER3_P28Q5_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER3_P28Q5_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER3_P28Q4_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER3_P28Q4_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER3_P28Q4_LB_APR_OFFSET)

#define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER4_ADDR                                       (0x2944)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER4_P28Q7_LB_APR_OFFSET                      (16)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER4_P28Q7_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER4_P28Q7_LB_APR_OFFSET)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER4_P28Q6_LB_APR_OFFSET                      (0)
  #define RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER4_P28Q6_LB_APR_MASK                        (0xFFFF << RTL8389_AVERAGE_PACKET_RATE_PORT_28_LEAKY_BUCKET_PARAMETER4_P28Q6_LB_APR_OFFSET)

#define RTL8389_WFQ_GLOBAL_CONTROL_ADDR                                                                        (0x2948)
  #define RTL8389_WFQ_GLOBAL_CONTROL_WFQ_LB_SIZE_OFFSET                                                        (0)
  #define RTL8389_WFQ_GLOBAL_CONTROL_WFQ_LB_SIZE_MASK                                                          (0xFFFF << RTL8389_WFQ_GLOBAL_CONTROL_WFQ_LB_SIZE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_0_PARAMETER0_ADDR                                                                 (0x294C)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER0_P0_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER0_P0_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_0_PARAMETER0_P0_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER0_P0_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER0_P0_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_0_PARAMETER0_P0_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_ADDR                                                                 (0x2950)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_0_PARAMETER1_P0Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_ADDR                                                                 (0x2954)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_0_PARAMETER2_P0Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_1_PARAMETER0_ADDR                                                                 (0x2958)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER0_P1_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER0_P1_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_1_PARAMETER0_P1_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER0_P1_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER0_P1_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_1_PARAMETER0_P1_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_ADDR                                                                 (0x295C)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_1_PARAMETER1_P1Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_ADDR                                                                 (0x2960)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_1_PARAMETER2_P1Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_2_PARAMETER0_ADDR                                                                 (0x2964)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER0_P2_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER0_P2_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_2_PARAMETER0_P2_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER0_P2_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER0_P2_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_2_PARAMETER0_P2_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_ADDR                                                                 (0x2968)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_2_PARAMETER1_P2Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_ADDR                                                                 (0x296C)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_2_PARAMETER2_P2Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_3_PARAMETER0_ADDR                                                                 (0x2970)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER0_P3_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER0_P3_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_3_PARAMETER0_P3_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER0_P3_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER0_P3_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_3_PARAMETER0_P3_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_ADDR                                                                 (0x2974)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_3_PARAMETER1_P3Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_ADDR                                                                 (0x2978)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_3_PARAMETER2_P3Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_4_PARAMETER0_ADDR                                                                 (0x297C)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER0_P4_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER0_P4_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_4_PARAMETER0_P4_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER0_P4_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER0_P4_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_4_PARAMETER0_P4_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_ADDR                                                                 (0x2980)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_4_PARAMETER1_P4Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_ADDR                                                                 (0x2984)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_4_PARAMETER2_P4Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_5_PARAMETER0_ADDR                                                                 (0x2988)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER0_P5_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER0_P5_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_5_PARAMETER0_P5_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER0_P5_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER0_P5_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_5_PARAMETER0_P5_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_ADDR                                                                 (0x298C)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_5_PARAMETER1_P5Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_ADDR                                                                 (0x2990)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_5_PARAMETER2_P5Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_6_PARAMETER0_ADDR                                                                 (0x2994)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER0_P6_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER0_P6_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_6_PARAMETER0_P6_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER0_P6_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER0_P6_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_6_PARAMETER0_P6_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_ADDR                                                                 (0x2998)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_6_PARAMETER1_P6Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_ADDR                                                                 (0x299C)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_6_PARAMETER2_P6Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_7_PARAMETER0_ADDR                                                                 (0x29A0)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER0_P7_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER0_P7_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_7_PARAMETER0_P7_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER0_P7_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER0_P7_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_7_PARAMETER0_P7_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_ADDR                                                                 (0x29A4)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_7_PARAMETER1_P7Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_ADDR                                                                 (0x29A8)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_7_PARAMETER2_P7Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_8_PARAMETER0_ADDR                                                                 (0x29AC)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER0_P8_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER0_P8_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_8_PARAMETER0_P8_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER0_P8_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER0_P8_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_8_PARAMETER0_P8_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_ADDR                                                                 (0x29B0)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_8_PARAMETER1_P8Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_ADDR                                                                 (0x29B4)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_8_PARAMETER2_P8Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_9_PARAMETER0_ADDR                                                                 (0x29B8)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER0_P9_WFQWRR_SEL_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER0_P9_WFQWRR_SEL_MASK                                                 (0x1 << RTL8389_WFQ_WRR_PORT_9_PARAMETER0_P9_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER0_P9_WFQWRR_RATE_OFFSET                                              (0)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER0_P9_WFQWRR_RATE_MASK                                                (0xFFFF << RTL8389_WFQ_WRR_PORT_9_PARAMETER0_P9_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_ADDR                                                                 (0x29BC)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q3_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q3_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q3_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q3_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q2_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q2_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q2_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q2_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q1_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q1_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q1_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q1_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q0_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q0_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q0_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q0_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_9_PARAMETER1_P9Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_ADDR                                                                 (0x29C0)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q7_SP_EN_OFFSET                                                  (31)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q7_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q7_WEIGHT_OFFSET                                                 (24)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q7_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q6_SP_EN_OFFSET                                                  (23)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q6_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q6_WEIGHT_OFFSET                                                 (16)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q6_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q5_SP_EN_OFFSET                                                  (15)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q5_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q5_WEIGHT_OFFSET                                                 (8)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q5_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q4_SP_EN_OFFSET                                                  (7)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q4_SP_EN_MASK                                                    (0x1 << RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q4_WEIGHT_OFFSET                                                 (0)
  #define RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q4_WEIGHT_MASK                                                   (0x7F << RTL8389_WFQ_WRR_PORT_9_PARAMETER2_P9Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_10_PARAMETER0_ADDR                                                                (0x29C4)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER0_P10_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER0_P10_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_10_PARAMETER0_P10_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER0_P10_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER0_P10_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_10_PARAMETER0_P10_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_ADDR                                                                (0x29C8)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_10_PARAMETER1_P10Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_ADDR                                                                (0x29CC)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_10_PARAMETER2_P10Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_11_PARAMETER0_ADDR                                                                (0x29D0)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER0_P11_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER0_P11_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_11_PARAMETER0_P11_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER0_P11_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER0_P11_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_11_PARAMETER0_P11_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_ADDR                                                                (0x29D4)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_11_PARAMETER1_P11Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_ADDR                                                                (0x29D8)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_11_PARAMETER2_P11Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_12_PARAMETER0_ADDR                                                                (0x29DC)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER0_P12_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER0_P12_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_12_PARAMETER0_P12_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER0_P12_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER0_P12_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_12_PARAMETER0_P12_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_ADDR                                                                (0x29E0)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_12_PARAMETER1_P12Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_ADDR                                                                (0x29E4)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_12_PARAMETER2_P12Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_13_PARAMETER0_ADDR                                                                (0x29E8)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER0_P13_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER0_P13_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_13_PARAMETER0_P13_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER0_P13_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER0_P13_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_13_PARAMETER0_P13_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_ADDR                                                                (0x29EC)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_13_PARAMETER1_P13Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_ADDR                                                                (0x29F0)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_13_PARAMETER2_P13Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_14_PARAMETER0_ADDR                                                                (0x29F4)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER0_P14_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER0_P14_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_14_PARAMETER0_P14_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER0_P14_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER0_P14_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_14_PARAMETER0_P14_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_ADDR                                                                (0x29F8)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_14_PARAMETER1_P14Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_ADDR                                                                (0x29FC)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_14_PARAMETER2_P14Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_15_PARAMETER0_ADDR                                                                (0x2A00)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER0_P15_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER0_P15_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_15_PARAMETER0_P15_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER0_P15_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER0_P15_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_15_PARAMETER0_P15_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_ADDR                                                                (0x2A04)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_15_PARAMETER1_P15Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_ADDR                                                                (0x2A08)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_15_PARAMETER2_P15Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_16_PARAMETER0_ADDR                                                                (0x2A0C)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER0_P16_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER0_P16_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_16_PARAMETER0_P16_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER0_P16_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER0_P16_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_16_PARAMETER0_P16_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_ADDR                                                                (0x2A10)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_16_PARAMETER1_P16Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_ADDR                                                                (0x2A14)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_16_PARAMETER2_P16Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_17_PARAMETER0_ADDR                                                                (0x2A18)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER0_P17_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER0_P17_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_17_PARAMETER0_P17_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER0_P17_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER0_P17_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_17_PARAMETER0_P17_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_ADDR                                                                (0x2A1C)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_17_PARAMETER1_P17Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_ADDR                                                                (0x2A20)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_17_PARAMETER2_P17Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_18_PARAMETER0_ADDR                                                                (0x2A24)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER0_P18_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER0_P18_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_18_PARAMETER0_P18_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER0_P18_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER0_P18_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_18_PARAMETER0_P18_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_ADDR                                                                (0x2A28)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_18_PARAMETER1_P18Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_ADDR                                                                (0x2A2C)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_18_PARAMETER2_P18Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_19_PARAMETER0_ADDR                                                                (0x2A30)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER0_P19_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER0_P19_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_19_PARAMETER0_P19_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER0_P19_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER0_P19_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_19_PARAMETER0_P19_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_ADDR                                                                (0x2A34)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_19_PARAMETER1_P19Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_ADDR                                                                (0x2A38)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_19_PARAMETER2_P19Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_20_PARAMETER0_ADDR                                                                (0x2A3C)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER0_P20_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER0_P20_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_20_PARAMETER0_P20_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER0_P20_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER0_P20_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_20_PARAMETER0_P20_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_ADDR                                                                (0x2A40)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_20_PARAMETER1_P20Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_ADDR                                                                (0x2A44)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_20_PARAMETER2_P20Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_21_PARAMETER0_ADDR                                                                (0x2A48)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER0_P21_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER0_P21_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_21_PARAMETER0_P21_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER0_P21_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER0_P21_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_21_PARAMETER0_P21_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_ADDR                                                                (0x2A4C)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_21_PARAMETER1_P21Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_ADDR                                                                (0x2A50)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_21_PARAMETER2_P21Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_22_PARAMETER0_ADDR                                                                (0x2A54)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER0_P22_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER0_P22_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_22_PARAMETER0_P22_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER0_P22_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER0_P22_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_22_PARAMETER0_P22_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_ADDR                                                                (0x2A58)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_22_PARAMETER1_P22Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_ADDR                                                                (0x2A5C)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_22_PARAMETER2_P22Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_23_PARAMETER0_ADDR                                                                (0x2A60)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER0_P23_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER0_P23_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_23_PARAMETER0_P23_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER0_P23_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER0_P23_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_23_PARAMETER0_P23_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_ADDR                                                                (0x2A64)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_23_PARAMETER1_P23Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_ADDR                                                                (0x2A68)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_23_PARAMETER2_P23Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_24_PARAMETER0_ADDR                                                                (0x2A6C)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER0_P24_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER0_P24_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_24_PARAMETER0_P24_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER0_P24_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER0_P24_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_24_PARAMETER0_P24_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_ADDR                                                                (0x2A70)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_24_PARAMETER1_P24Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_ADDR                                                                (0x2A74)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_24_PARAMETER2_P24Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_25_PARAMETER0_ADDR                                                                (0x2A78)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER0_P25_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER0_P25_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_25_PARAMETER0_P25_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER0_P25_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER0_P25_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_25_PARAMETER0_P25_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_ADDR                                                                (0x2A7C)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_25_PARAMETER1_P25Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_ADDR                                                                (0x2A80)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_25_PARAMETER2_P25Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_26_PARAMETER0_ADDR                                                                (0x2A84)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER0_P26_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER0_P26_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_26_PARAMETER0_P26_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER0_P26_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER0_P26_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_26_PARAMETER0_P26_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_ADDR                                                                (0x2A88)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_26_PARAMETER1_P26Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_ADDR                                                                (0x2A8C)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_26_PARAMETER2_P26Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_27_PARAMETER0_ADDR                                                                (0x2A90)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER0_P27_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER0_P27_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_27_PARAMETER0_P27_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER0_P27_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER0_P27_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_27_PARAMETER0_P27_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_ADDR                                                                (0x2A94)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_27_PARAMETER1_P27Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_ADDR                                                                (0x2A98)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_27_PARAMETER2_P27Q4_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_28_PARAMETER0_ADDR                                                                (0x2A9C)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER0_P28_WFQWRR_SEL_OFFSET                                             (16)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER0_P28_WFQWRR_SEL_MASK                                               (0x1 << RTL8389_WFQ_WRR_PORT_28_PARAMETER0_P28_WFQWRR_SEL_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER0_P28_WFQWRR_RATE_OFFSET                                            (0)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER0_P28_WFQWRR_RATE_MASK                                              (0xFFFF << RTL8389_WFQ_WRR_PORT_28_PARAMETER0_P28_WFQWRR_RATE_OFFSET)

#define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_ADDR                                                                (0x2AA0)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q3_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q3_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q3_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q3_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q3_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q3_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q2_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q2_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q2_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q2_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q2_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q2_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q1_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q1_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q1_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q1_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q1_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q1_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q0_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q0_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q0_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q0_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q0_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_28_PARAMETER1_P28Q0_WEIGHT_OFFSET)

#define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_ADDR                                                                (0x2AA4)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q7_SP_EN_OFFSET                                                (31)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q7_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q7_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q7_WEIGHT_OFFSET                                               (24)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q7_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q7_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q6_SP_EN_OFFSET                                                (23)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q6_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q6_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q6_WEIGHT_OFFSET                                               (16)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q6_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q6_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q5_SP_EN_OFFSET                                                (15)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q5_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q5_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q5_WEIGHT_OFFSET                                               (8)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q5_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q5_WEIGHT_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q4_SP_EN_OFFSET                                                (7)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q4_SP_EN_MASK                                                  (0x1 << RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q4_SP_EN_OFFSET)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q4_WEIGHT_OFFSET                                               (0)
  #define RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q4_WEIGHT_MASK                                                 (0x7F << RTL8389_WFQ_WRR_PORT_28_PARAMETER2_P28Q4_WEIGHT_OFFSET)

#define RTL8389_AGGRESSIVE_USE_TOKEN_ADDR                                                                      (0x2AA8)
  #define RTL8389_AGGRESSIVE_USE_TOKEN_REG_AGG_USETKN_EN_OFFSET                                                (0)
  #define RTL8389_AGGRESSIVE_USE_TOKEN_REG_AGG_USETKN_EN_MASK                                                  (0x1FFFFFFF << RTL8389_AGGRESSIVE_USE_TOKEN_REG_AGG_USETKN_EN_OFFSET)


/*
 * Feature: Link List Flow Control Registers 
 */
#define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL0_ADDR                                                    (0x2C00)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL0_DROP_ALL_OFFSET                                       (0)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL0_DROP_ALL_MASK                                         (0x7FF << RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL0_DROP_ALL_OFFSET)

#define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL1_ADDR                                                    (0x2C04)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL1_TH_GLOBAL_HIGH_ON_OFFSET                              (16)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL1_TH_GLOBAL_HIGH_ON_MASK                                (0x7FF << RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL1_TH_GLOBAL_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL1_TH_GLOBAL_HIGH_OFF_OFFSET                             (0)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL1_TH_GLOBAL_HIGH_OFF_MASK                               (0x7FF << RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL1_TH_GLOBAL_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL2_ADDR                                                    (0x2C08)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL2_TH_GLOBAL_LOW_ON_OFFSET                               (16)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL2_TH_GLOBAL_LOW_ON_MASK                                 (0x7FF << RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL2_TH_GLOBAL_LOW_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL2_TH_GLOBAL_LOW_OFF_OFFSET                              (0)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL2_TH_GLOBAL_LOW_OFF_MASK                                (0x7FF << RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL2_TH_GLOBAL_LOW_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL3_ADDR                                                    (0x2C0C)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL3_TH_GLOBAL_FCOFF_HIGH_ON_OFFSET                        (16)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL3_TH_GLOBAL_FCOFF_HIGH_ON_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL3_TH_GLOBAL_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL3_TH_GLOBAL_FCOFF_HIGH_OFF_OFFSET                       (0)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL3_TH_GLOBAL_FCOFF_HIGH_OFF_MASK                         (0x7FF << RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL3_TH_GLOBAL_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL0_ADDR                                                (0x2C10)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL0_TH_PORT0_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL0_TH_PORT0_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL0_TH_PORT0_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL0_TH_PORT0_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL0_TH_PORT0_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL0_TH_PORT0_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL1_ADDR                                                (0x2C14)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL1_PORT0_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL1_PORT0_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL1_PORT0_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL1_PORT0_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL1_PORT0_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL1_PORT0_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL2_ADDR                                                (0x2C18)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL2_TH_PORT0_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL2_TH_PORT0_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL2_TH_PORT0_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL2_TH_PORT0_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL2_TH_PORT0_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_0_CONTROL2_TH_PORT0_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL0_ADDR                                                (0x2C1C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL0_TH_PORT1_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL0_TH_PORT1_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL0_TH_PORT1_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL0_TH_PORT1_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL0_TH_PORT1_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL0_TH_PORT1_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL1_ADDR                                                (0x2C20)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL1_PORT1_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL1_PORT1_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL1_PORT1_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL1_PORT1_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL1_PORT1_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL1_PORT1_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL2_ADDR                                                (0x2C24)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL2_TH_PORT1_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL2_TH_PORT1_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL2_TH_PORT1_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL2_TH_PORT1_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL2_TH_PORT1_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_1_CONTROL2_TH_PORT1_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL0_ADDR                                                (0x2C28)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL0_TH_PORT2_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL0_TH_PORT2_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL0_TH_PORT2_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL0_TH_PORT2_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL0_TH_PORT2_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL0_TH_PORT2_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL1_ADDR                                                (0x2C2C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL1_PORT2_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL1_PORT2_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL1_PORT2_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL1_PORT2_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL1_PORT2_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL1_PORT2_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL2_ADDR                                                (0x2C30)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL2_TH_PORT2_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL2_TH_PORT2_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL2_TH_PORT2_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL2_TH_PORT2_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL2_TH_PORT2_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_2_CONTROL2_TH_PORT2_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL0_ADDR                                                (0x2C34)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL0_TH_PORT3_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL0_TH_PORT3_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL0_TH_PORT3_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL0_TH_PORT3_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL0_TH_PORT3_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL0_TH_PORT3_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL1_ADDR                                                (0x2C38)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL1_PORT3_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL1_PORT3_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL1_PORT3_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL1_PORT3_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL1_PORT3_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL1_PORT3_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL2_ADDR                                                (0x2C3C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL2_TH_PORT3_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL2_TH_PORT3_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL2_TH_PORT3_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL2_TH_PORT3_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL2_TH_PORT3_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_3_CONTROL2_TH_PORT3_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL0_ADDR                                                (0x2C40)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL0_TH_PORT4_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL0_TH_PORT4_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL0_TH_PORT4_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL0_TH_PORT4_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL0_TH_PORT4_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL0_TH_PORT4_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL1_ADDR                                                (0x2C44)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL1_PORT4_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL1_PORT4_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL1_PORT4_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL1_PORT4_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL1_PORT4_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL1_PORT4_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL2_ADDR                                                (0x2C48)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL2_TH_PORT4_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL2_TH_PORT4_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL2_TH_PORT4_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL2_TH_PORT4_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL2_TH_PORT4_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_4_CONTROL2_TH_PORT4_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL0_ADDR                                                (0x2C4C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL0_TH_PORT5_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL0_TH_PORT5_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL0_TH_PORT5_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL0_TH_PORT5_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL0_TH_PORT5_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL0_TH_PORT5_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL1_ADDR                                                (0x2C50)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL1_PORT5_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL1_PORT5_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL1_PORT5_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL1_PORT5_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL1_PORT5_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL1_PORT5_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL2_ADDR                                                (0x2C54)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL2_TH_PORT5_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL2_TH_PORT5_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL2_TH_PORT5_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL2_TH_PORT5_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL2_TH_PORT5_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_5_CONTROL2_TH_PORT5_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL0_ADDR                                                (0x2C58)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL0_TH_PORT6_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL0_TH_PORT6_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL0_TH_PORT6_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL0_TH_PORT6_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL0_TH_PORT6_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL0_TH_PORT6_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL1_ADDR                                                (0x2C5C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL1_PORT6_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL1_PORT6_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL1_PORT6_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL1_PORT6_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL1_PORT6_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL1_PORT6_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL2_ADDR                                                (0x2C60)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL2_TH_PORT6_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL2_TH_PORT6_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL2_TH_PORT6_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL2_TH_PORT6_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL2_TH_PORT6_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_6_CONTROL2_TH_PORT6_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL0_ADDR                                                (0x2C64)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL0_TH_PORT7_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL0_TH_PORT7_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL0_TH_PORT7_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL0_TH_PORT7_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL0_TH_PORT7_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL0_TH_PORT7_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL1_ADDR                                                (0x2C68)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL1_PORT7_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL1_PORT7_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL1_PORT7_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL1_PORT7_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL1_PORT7_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL1_PORT7_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL2_ADDR                                                (0x2C6C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL2_TH_PORT7_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL2_TH_PORT7_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL2_TH_PORT7_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL2_TH_PORT7_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL2_TH_PORT7_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_7_CONTROL2_TH_PORT7_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL0_ADDR                                                (0x2C70)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL0_TH_PORT8_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL0_TH_PORT8_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL0_TH_PORT8_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL0_TH_PORT8_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL0_TH_PORT8_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL0_TH_PORT8_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL1_ADDR                                                (0x2C74)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL1_PORT8_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL1_PORT8_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL1_PORT8_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL1_PORT8_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL1_PORT8_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL1_PORT8_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL2_ADDR                                                (0x2C78)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL2_TH_PORT8_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL2_TH_PORT8_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL2_TH_PORT8_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL2_TH_PORT8_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL2_TH_PORT8_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_8_CONTROL2_TH_PORT8_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL0_ADDR                                                (0x2C7C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL0_TH_PORT9_HIGH_ON_OFFSET                           (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL0_TH_PORT9_HIGH_ON_MASK                             (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL0_TH_PORT9_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL0_TH_PORT9_HIGH_OFF_OFFSET                          (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL0_TH_PORT9_HIGH_OFF_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL0_TH_PORT9_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL1_ADDR                                                (0x2C80)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL1_PORT9_FCOFF_LOW_OFFSET                            (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL1_PORT9_FCOFF_LOW_MASK                              (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL1_PORT9_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL1_PORT9_LOW_OFFSET                                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL1_PORT9_LOW_MASK                                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL1_PORT9_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL2_ADDR                                                (0x2C84)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL2_TH_PORT9_FCOFF_HIGH_ON_OFFSET                     (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL2_TH_PORT9_FCOFF_HIGH_ON_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL2_TH_PORT9_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL2_TH_PORT9_FCOFF_HIGH_OFF_OFFSET                    (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL2_TH_PORT9_FCOFF_HIGH_OFF_MASK                      (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_9_CONTROL2_TH_PORT9_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL0_ADDR                                               (0x2C88)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL0_TH_PORT10_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL0_TH_PORT10_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL0_TH_PORT10_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL0_TH_PORT10_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL0_TH_PORT10_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL0_TH_PORT10_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL1_ADDR                                               (0x2C8C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL1_PORT10_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL1_PORT10_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL1_PORT10_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL1_PORT10_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL1_PORT10_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL1_PORT10_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL2_ADDR                                               (0x2C90)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL2_TH_PORT10_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL2_TH_PORT10_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL2_TH_PORT10_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL2_TH_PORT10_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL2_TH_PORT10_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_10_CONTROL2_TH_PORT10_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL0_ADDR                                               (0x2C94)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL0_TH_PORT11_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL0_TH_PORT11_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL0_TH_PORT11_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL0_TH_PORT11_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL0_TH_PORT11_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL0_TH_PORT11_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL1_ADDR                                               (0x2C98)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL1_PORT11_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL1_PORT11_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL1_PORT11_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL1_PORT11_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL1_PORT11_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL1_PORT11_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL2_ADDR                                               (0x2C9C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL2_TH_PORT11_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL2_TH_PORT11_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL2_TH_PORT11_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL2_TH_PORT11_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL2_TH_PORT11_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_11_CONTROL2_TH_PORT11_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL0_ADDR                                               (0x2CA0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL0_TH_PORT12_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL0_TH_PORT12_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL0_TH_PORT12_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL0_TH_PORT12_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL0_TH_PORT12_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL0_TH_PORT12_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL1_ADDR                                               (0x2CA4)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL1_PORT12_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL1_PORT12_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL1_PORT12_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL1_PORT12_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL1_PORT12_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL1_PORT12_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL2_ADDR                                               (0x2CA8)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL2_TH_PORT12_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL2_TH_PORT12_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL2_TH_PORT12_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL2_TH_PORT12_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL2_TH_PORT12_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_12_CONTROL2_TH_PORT12_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL0_ADDR                                               (0x2CAC)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL0_TH_PORT13_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL0_TH_PORT13_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL0_TH_PORT13_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL0_TH_PORT13_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL0_TH_PORT13_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL0_TH_PORT13_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL1_ADDR                                               (0x2CB0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL1_PORT13_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL1_PORT13_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL1_PORT13_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL1_PORT13_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL1_PORT13_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL1_PORT13_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL2_ADDR                                               (0x2CB4)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL2_TH_PORT13_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL2_TH_PORT13_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL2_TH_PORT13_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL2_TH_PORT13_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL2_TH_PORT13_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_13_CONTROL2_TH_PORT13_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL0_ADDR                                               (0x2CB8)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL0_TH_PORT14_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL0_TH_PORT14_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL0_TH_PORT14_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL0_TH_PORT14_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL0_TH_PORT14_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL0_TH_PORT14_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL1_ADDR                                               (0x2CBC)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL1_PORT14_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL1_PORT14_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL1_PORT14_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL1_PORT14_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL1_PORT14_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL1_PORT14_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL2_ADDR                                               (0x2CC0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL2_TH_PORT14_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL2_TH_PORT14_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL2_TH_PORT14_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL2_TH_PORT14_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL2_TH_PORT14_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_14_CONTROL2_TH_PORT14_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL0_ADDR                                               (0x2CC4)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL0_TH_PORT15_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL0_TH_PORT15_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL0_TH_PORT15_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL0_TH_PORT15_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL0_TH_PORT15_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL0_TH_PORT15_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL1_ADDR                                               (0x2CC8)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL1_PORT15_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL1_PORT15_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL1_PORT15_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL1_PORT15_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL1_PORT15_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL1_PORT15_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL2_ADDR                                               (0x2CCC)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL2_TH_PORT15_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL2_TH_PORT15_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL2_TH_PORT15_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL2_TH_PORT15_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL2_TH_PORT15_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_15_CONTROL2_TH_PORT15_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL0_ADDR                                               (0x2CD0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL0_TH_PORT16_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL0_TH_PORT16_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL0_TH_PORT16_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL0_TH_PORT16_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL0_TH_PORT16_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL0_TH_PORT16_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL1_ADDR                                               (0x2CD4)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL1_PORT16_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL1_PORT16_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL1_PORT16_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL1_PORT16_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL1_PORT16_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL1_PORT16_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL2_ADDR                                               (0x2CD8)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL2_TH_PORT16_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL2_TH_PORT16_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL2_TH_PORT16_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL2_TH_PORT16_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL2_TH_PORT16_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_16_CONTROL2_TH_PORT16_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL0_ADDR                                               (0x2CDC)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL0_TH_PORT17_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL0_TH_PORT17_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL0_TH_PORT17_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL0_TH_PORT17_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL0_TH_PORT17_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL0_TH_PORT17_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL1_ADDR                                               (0x2CE0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL1_PORT17_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL1_PORT17_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL1_PORT17_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL1_PORT17_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL1_PORT17_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL1_PORT17_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL2_ADDR                                               (0x2CE4)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL2_TH_PORT17_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL2_TH_PORT17_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL2_TH_PORT17_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL2_TH_PORT17_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL2_TH_PORT17_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_17_CONTROL2_TH_PORT17_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL0_ADDR                                               (0x2CE8)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL0_TH_PORT18_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL0_TH_PORT18_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL0_TH_PORT18_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL0_TH_PORT18_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL0_TH_PORT18_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL0_TH_PORT18_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL1_ADDR                                               (0x2CEC)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL1_PORT18_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL1_PORT18_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL1_PORT18_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL1_PORT18_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL1_PORT18_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL1_PORT18_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL2_ADDR                                               (0x2CF0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL2_TH_PORT18_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL2_TH_PORT18_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL2_TH_PORT18_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL2_TH_PORT18_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL2_TH_PORT18_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_18_CONTROL2_TH_PORT18_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL0_ADDR                                               (0x2CF4)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL0_TH_PORT19_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL0_TH_PORT19_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL0_TH_PORT19_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL0_TH_PORT19_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL0_TH_PORT19_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL0_TH_PORT19_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL1_ADDR                                               (0x2CF8)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL1_PORT19_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL1_PORT19_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL1_PORT19_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL1_PORT19_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL1_PORT19_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL1_PORT19_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL2_ADDR                                               (0x2CFC)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL2_TH_PORT19_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL2_TH_PORT19_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL2_TH_PORT19_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL2_TH_PORT19_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL2_TH_PORT19_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_19_CONTROL2_TH_PORT19_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL0_ADDR                                               (0x2D00)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL0_TH_PORT20_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL0_TH_PORT20_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL0_TH_PORT20_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL0_TH_PORT20_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL0_TH_PORT20_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL0_TH_PORT20_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL1_ADDR                                               (0x2D04)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL1_PORT20_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL1_PORT20_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL1_PORT20_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL1_PORT20_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL1_PORT20_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL1_PORT20_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL2_ADDR                                               (0x2D08)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL2_TH_PORT20_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL2_TH_PORT20_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL2_TH_PORT20_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL2_TH_PORT20_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL2_TH_PORT20_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_20_CONTROL2_TH_PORT20_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL0_ADDR                                               (0x2D0C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL0_TH_PORT21_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL0_TH_PORT21_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL0_TH_PORT21_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL0_TH_PORT21_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL0_TH_PORT21_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL0_TH_PORT21_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL1_ADDR                                               (0x2D10)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL1_PORT21_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL1_PORT21_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL1_PORT21_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL1_PORT21_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL1_PORT21_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL1_PORT21_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL2_ADDR                                               (0x2D14)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL2_TH_PORT21_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL2_TH_PORT21_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL2_TH_PORT21_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL2_TH_PORT21_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL2_TH_PORT21_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_21_CONTROL2_TH_PORT21_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL0_ADDR                                               (0x2D18)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL0_TH_PORT22_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL0_TH_PORT22_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL0_TH_PORT22_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL0_TH_PORT22_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL0_TH_PORT22_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL0_TH_PORT22_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL1_ADDR                                               (0x2D1C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL1_PORT22_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL1_PORT22_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL1_PORT22_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL1_PORT22_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL1_PORT22_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL1_PORT22_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL2_ADDR                                               (0x2D20)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL2_TH_PORT22_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL2_TH_PORT22_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL2_TH_PORT22_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL2_TH_PORT22_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL2_TH_PORT22_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_22_CONTROL2_TH_PORT22_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL0_ADDR                                               (0x2D24)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL0_TH_PORT23_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL0_TH_PORT23_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL0_TH_PORT23_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL0_TH_PORT23_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL0_TH_PORT23_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL0_TH_PORT23_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL1_ADDR                                               (0x2D28)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL1_PORT23_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL1_PORT23_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL1_PORT23_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL1_PORT23_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL1_PORT23_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL1_PORT23_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL2_ADDR                                               (0x2D2C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL2_TH_PORT23_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL2_TH_PORT23_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL2_TH_PORT23_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL2_TH_PORT23_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL2_TH_PORT23_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_23_CONTROL2_TH_PORT23_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL0_ADDR                                               (0x2D30)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL0_TH_PORT24_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL0_TH_PORT24_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL0_TH_PORT24_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL0_TH_PORT24_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL0_TH_PORT24_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL0_TH_PORT24_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL1_ADDR                                               (0x2D34)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL1_PORT24_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL1_PORT24_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL1_PORT24_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL1_PORT24_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL1_PORT24_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL1_PORT24_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL2_ADDR                                               (0x2D38)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL2_TH_PORT24_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL2_TH_PORT24_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL2_TH_PORT24_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL2_TH_PORT24_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL2_TH_PORT24_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_24_CONTROL2_TH_PORT24_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL0_ADDR                                               (0x2D3C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL0_TH_PORT25_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL0_TH_PORT25_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL0_TH_PORT25_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL0_TH_PORT25_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL0_TH_PORT25_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL0_TH_PORT25_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL1_ADDR                                               (0x2D40)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL1_PORT25_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL1_PORT25_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL1_PORT25_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL1_PORT25_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL1_PORT25_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL1_PORT25_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL2_ADDR                                               (0x2D44)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL2_TH_PORT25_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL2_TH_PORT25_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL2_TH_PORT25_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL2_TH_PORT25_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL2_TH_PORT25_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_25_CONTROL2_TH_PORT25_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL0_ADDR                                               (0x2D48)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL0_TH_PORT26_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL0_TH_PORT26_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL0_TH_PORT26_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL0_TH_PORT26_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL0_TH_PORT26_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL0_TH_PORT26_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL1_ADDR                                               (0x2D4C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL1_PORT26_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL1_PORT26_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL1_PORT26_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL1_PORT26_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL1_PORT26_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL1_PORT26_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL2_ADDR                                               (0x2D50)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL2_TH_PORT26_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL2_TH_PORT26_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL2_TH_PORT26_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL2_TH_PORT26_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL2_TH_PORT26_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_26_CONTROL2_TH_PORT26_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL0_ADDR                                               (0x2D54)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL0_TH_PORT27_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL0_TH_PORT27_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL0_TH_PORT27_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL0_TH_PORT27_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL0_TH_PORT27_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL0_TH_PORT27_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL1_ADDR                                               (0x2D58)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL1_PORT27_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL1_PORT27_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL1_PORT27_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL1_PORT27_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL1_PORT27_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL1_PORT27_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL2_ADDR                                               (0x2D5C)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL2_TH_PORT27_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL2_TH_PORT27_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL2_TH_PORT27_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL2_TH_PORT27_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL2_TH_PORT27_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_27_CONTROL2_TH_PORT27_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL0_ADDR                                               (0x2D60)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL0_TH_PORT28_HIGH_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL0_TH_PORT28_HIGH_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL0_TH_PORT28_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL0_TH_PORT28_HIGH_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL0_TH_PORT28_HIGH_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL0_TH_PORT28_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL1_ADDR                                               (0x2D64)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL1_PORT28_FCOFF_LOW_OFFSET                          (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL1_PORT28_FCOFF_LOW_MASK                            (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL1_PORT28_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL1_PORT28_LOW_OFFSET                                (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL1_PORT28_LOW_MASK                                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL1_PORT28_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL2_ADDR                                               (0x2D68)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL2_TH_PORT28_FCOFF_HIGH_ON_OFFSET                   (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL2_TH_PORT28_FCOFF_HIGH_ON_MASK                     (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL2_TH_PORT28_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL2_TH_PORT28_FCOFF_HIGH_OFF_OFFSET                  (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL2_TH_PORT28_FCOFF_HIGH_OFF_MASK                    (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_PORT_28_CONTROL2_TH_PORT28_FCOFF_HIGH_OFF_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER0_ADDR                                                                  (0x2D6C)
  #define RTL8389_USED_PAGE_COUNT_COUNTER0_P0_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER0_P0_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER0_P0_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER0_P0_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER0_P0_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER0_P0_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER1_ADDR                                                                  (0x2D70)
  #define RTL8389_USED_PAGE_COUNT_COUNTER1_P1_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER1_P1_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER1_P1_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER1_P1_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER1_P1_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER1_P1_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER2_ADDR                                                                  (0x2D74)
  #define RTL8389_USED_PAGE_COUNT_COUNTER2_P2_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER2_P2_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER2_P2_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER2_P2_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER2_P2_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER2_P2_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER3_ADDR                                                                  (0x2D78)
  #define RTL8389_USED_PAGE_COUNT_COUNTER3_P3_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER3_P3_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER3_P3_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER3_P3_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER3_P3_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER3_P3_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER4_ADDR                                                                  (0x2D7C)
  #define RTL8389_USED_PAGE_COUNT_COUNTER4_P4_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER4_P4_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER4_P4_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER4_P4_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER4_P4_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER4_P4_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER5_ADDR                                                                  (0x2D80)
  #define RTL8389_USED_PAGE_COUNT_COUNTER5_P5_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER5_P5_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER5_P5_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER5_P5_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER5_P5_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER5_P5_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER6_ADDR                                                                  (0x2D84)
  #define RTL8389_USED_PAGE_COUNT_COUNTER6_P6_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER6_P6_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER6_P6_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER6_P6_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER6_P6_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER6_P6_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER7_ADDR                                                                  (0x2D88)
  #define RTL8389_USED_PAGE_COUNT_COUNTER7_P7_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER7_P7_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER7_P7_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER7_P7_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER7_P7_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER7_P7_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER8_ADDR                                                                  (0x2D8C)
  #define RTL8389_USED_PAGE_COUNT_COUNTER8_P8_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER8_P8_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER8_P8_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER8_P8_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER8_P8_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER8_P8_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER9_ADDR                                                                  (0x2D90)
  #define RTL8389_USED_PAGE_COUNT_COUNTER9_P9_MAX_USED_PAGECNT_OFFSET                                          (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER9_P9_MAX_USED_PAGECNT_MASK                                            (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER9_P9_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER9_P9_USED_PAGECNT_OFFSET                                              (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER9_P9_USED_PAGECNT_MASK                                                (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER9_P9_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER10_ADDR                                                                 (0x2D94)
  #define RTL8389_USED_PAGE_COUNT_COUNTER10_P10_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER10_P10_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER10_P10_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER10_P10_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER10_P10_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER10_P10_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER11_ADDR                                                                 (0x2D98)
  #define RTL8389_USED_PAGE_COUNT_COUNTER11_P11_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER11_P11_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER11_P11_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER11_P11_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER11_P11_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER11_P11_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER12_ADDR                                                                 (0x2D9C)
  #define RTL8389_USED_PAGE_COUNT_COUNTER12_P12_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER12_P12_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER12_P12_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER12_P12_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER12_P12_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER12_P12_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER13_ADDR                                                                 (0x2DA0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER13_P13_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER13_P13_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER13_P13_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER13_P13_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER13_P13_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER13_P13_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER14_ADDR                                                                 (0x2DA4)
  #define RTL8389_USED_PAGE_COUNT_COUNTER14_P14_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER14_P14_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER14_P14_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER14_P14_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER14_P14_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER14_P14_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER15_ADDR                                                                 (0x2DA8)
  #define RTL8389_USED_PAGE_COUNT_COUNTER15_P15_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER15_P15_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER15_P15_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER15_P15_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER15_P15_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER15_P15_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER16_ADDR                                                                 (0x2DAC)
  #define RTL8389_USED_PAGE_COUNT_COUNTER16_P16_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER16_P16_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER16_P16_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER16_P16_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER16_P16_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER16_P16_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER17_ADDR                                                                 (0x2DB0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER17_P17_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER17_P17_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER17_P17_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER17_P17_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER17_P17_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER17_P17_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER18_ADDR                                                                 (0x2DB4)
  #define RTL8389_USED_PAGE_COUNT_COUNTER18_P18_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER18_P18_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER18_P18_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER18_P18_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER18_P18_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER18_P18_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER19_ADDR                                                                 (0x2DB8)
  #define RTL8389_USED_PAGE_COUNT_COUNTER19_P19_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER19_P19_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER19_P19_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER19_P19_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER19_P19_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER19_P19_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER20_ADDR                                                                 (0x2DBC)
  #define RTL8389_USED_PAGE_COUNT_COUNTER20_P20_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER20_P20_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER20_P20_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER20_P20_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER20_P20_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER20_P20_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER21_ADDR                                                                 (0x2DC0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER21_P21_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER21_P21_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER21_P21_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER21_P21_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER21_P21_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER21_P21_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER22_ADDR                                                                 (0x2DC4)
  #define RTL8389_USED_PAGE_COUNT_COUNTER22_P22_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER22_P22_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER22_P22_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER22_P22_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER22_P22_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER22_P22_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER23_ADDR                                                                 (0x2DC8)
  #define RTL8389_USED_PAGE_COUNT_COUNTER23_P23_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER23_P23_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER23_P23_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER23_P23_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER23_P23_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER23_P23_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER24_ADDR                                                                 (0x2DCC)
  #define RTL8389_USED_PAGE_COUNT_COUNTER24_P24_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER24_P24_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER24_P24_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER24_P24_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER24_P24_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER24_P24_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER25_ADDR                                                                 (0x2DD0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER25_P25_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER25_P25_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER25_P25_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER25_P25_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER25_P25_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER25_P25_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER26_ADDR                                                                 (0x2DD4)
  #define RTL8389_USED_PAGE_COUNT_COUNTER26_P26_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER26_P26_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER26_P26_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER26_P26_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER26_P26_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER26_P26_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER27_ADDR                                                                 (0x2DD8)
  #define RTL8389_USED_PAGE_COUNT_COUNTER27_P27_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER27_P27_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER27_P27_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER27_P27_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER27_P27_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER27_P27_USED_PAGECNT_OFFSET)

#define RTL8389_USED_PAGE_COUNT_COUNTER28_ADDR                                                                 (0x2DDC)
  #define RTL8389_USED_PAGE_COUNT_COUNTER28_P28_MAX_USED_PAGECNT_OFFSET                                        (16)
  #define RTL8389_USED_PAGE_COUNT_COUNTER28_P28_MAX_USED_PAGECNT_MASK                                          (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER28_P28_MAX_USED_PAGECNT_OFFSET)
  #define RTL8389_USED_PAGE_COUNT_COUNTER28_P28_USED_PAGECNT_OFFSET                                            (0)
  #define RTL8389_USED_PAGE_COUNT_COUNTER28_P28_USED_PAGECNT_MASK                                              (0x7FF << RTL8389_USED_PAGE_COUNT_COUNTER28_P28_USED_PAGECNT_OFFSET)

#define RTL8389_TOTAL_USED_PAGE_COUNT_COUNTER_ADDR                                                             (0x2DE0)
  #define RTL8389_TOTAL_USED_PAGE_COUNT_COUNTER_MAX_TOTAL_USED_PAGECNT_OFFSET                                  (16)
  #define RTL8389_TOTAL_USED_PAGE_COUNT_COUNTER_MAX_TOTAL_USED_PAGECNT_MASK                                    (0x7FF << RTL8389_TOTAL_USED_PAGE_COUNT_COUNTER_MAX_TOTAL_USED_PAGECNT_OFFSET)
  #define RTL8389_TOTAL_USED_PAGE_COUNT_COUNTER_TOTAL_USED_PAGECNT_OFFSET                                      (0)
  #define RTL8389_TOTAL_USED_PAGE_COUNT_COUNTER_TOTAL_USED_PAGECNT_MASK                                        (0x7FF << RTL8389_TOTAL_USED_PAGE_COUNT_COUNTER_TOTAL_USED_PAGECNT_OFFSET)


/*
 * Feature: Link List MIB Registers 
 */
#define RTL8389_PACKET_BUFFER_PAGE_AGING_OUT_COUNTER_ADDR                                                      (0x2DE4)
  #define RTL8389_PACKET_BUFFER_PAGE_AGING_OUT_COUNTER_PACKETBUFPAGEAGINGOUTCNT_OFFSET                         (0)
  #define RTL8389_PACKET_BUFFER_PAGE_AGING_OUT_COUNTER_PACKETBUFPAGEAGINGOUTCNT_MASK                           (0xFFFF << RTL8389_PACKET_BUFFER_PAGE_AGING_OUT_COUNTER_PACKETBUFPAGEAGINGOUTCNT_OFFSET)


/*
 * Feature: Link List Flow Control 1 Registers 
 */
#define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL4_ADDR                                                    (0x2DE8)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL4_TH_GLOBAL_FCOFF_LOW_ON_OFFSET                         (16)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL4_TH_GLOBAL_FCOFF_LOW_ON_MASK                           (0x7FF << RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL4_TH_GLOBAL_FCOFF_LOW_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL4_TH_GLOBAL_FCOFF_LOW_OFF_OFFSET                        (0)
  #define RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL4_TH_GLOBAL_FCOFF_LOW_OFF_MASK                          (0x7FF << RTL8389_FLOW_CONTROL_GLOBAL_THRESHOLD_CONTROL4_TH_GLOBAL_FCOFF_LOW_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL0_ADDR                                              (0x2DEC)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL0_EN_ALL_PORT_TH_OFFSET                           (31)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL0_EN_ALL_PORT_TH_MASK                             (0x1 << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL0_EN_ALL_PORT_TH_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL1_ADDR                                              (0x2DF0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL1_TH_ALL_PORT_HIGH_ON_OFFSET                      (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL1_TH_ALL_PORT_HIGH_ON_MASK                        (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL1_TH_ALL_PORT_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL1_TH_ALL_PORT_HIGH_OFF_OFFSET                     (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL1_TH_ALL_PORT_HIGH_OFF_MASK                       (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL1_TH_ALL_PORT_HIGH_OFF_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL2_ADDR                                              (0x2DF4)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL2_ALL_PORT_FCOFF_LOW_OFFSET                       (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL2_ALL_PORT_FCOFF_LOW_MASK                         (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL2_ALL_PORT_FCOFF_LOW_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL2_ALL_PORT_LOW_OFFSET                             (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL2_ALL_PORT_LOW_MASK                               (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL2_ALL_PORT_LOW_OFFSET)

#define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL3_ADDR                                              (0x2DF8)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL3_TH_ALL_PORT_FCOFF_HIGH_ON_OFFSET                (16)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL3_TH_ALL_PORT_FCOFF_HIGH_ON_MASK                  (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL3_TH_ALL_PORT_FCOFF_HIGH_ON_OFFSET)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL3_TH_ALL_PORT_FCOFF_HIGH_OFF_OFFSET               (0)
  #define RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL3_TH_ALL_PORT_FCOFF_HIGH_OFF_MASK                 (0x7FF << RTL8389_FLOW_CONTROL_THRESHOLD_FOR_ALL_PORT_CONTROL3_TH_ALL_PORT_FCOFF_HIGH_OFF_OFFSET)


/*
 * Feature: Output Queue Flow Control I Registers 
 */
#define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL0_ADDR                                                  (0x2F00)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PQ1E_DROP_OFFSET                                 (16)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PQ1E_DROP_MASK                                   (0x7FF << RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PQ1E_DROP_OFFSET)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PQ0E_DROP_OFFSET                                 (0)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PQ0E_DROP_MASK                                   (0x7FF << RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PQ0E_DROP_OFFSET)

#define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL1_ADDR                                                  (0x2F04)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PQ3E_DROP_OFFSET                                 (16)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PQ3E_DROP_MASK                                   (0x7FF << RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PQ3E_DROP_OFFSET)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PQ2E_DROP_OFFSET                                 (0)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PQ2E_DROP_MASK                                   (0x7FF << RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PQ2E_DROP_OFFSET)

#define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL2_ADDR                                                  (0x2F08)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PQ5E_DROP_OFFSET                                 (16)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PQ5E_DROP_MASK                                   (0x7FF << RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PQ5E_DROP_OFFSET)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PQ4E_DROP_OFFSET                                 (0)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PQ4E_DROP_MASK                                   (0x7FF << RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PQ4E_DROP_OFFSET)

#define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL3_ADDR                                                  (0x2F0C)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PQ7E_DROP_OFFSET                                 (16)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PQ7E_DROP_MASK                                   (0x7FF << RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PQ7E_DROP_OFFSET)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PQ6E_DROP_OFFSET                                 (0)
  #define RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PQ6E_DROP_MASK                                   (0x7FF << RTL8389_PER_QUEUE_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PQ6E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL0_ADDR                                                   (0x2F10)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PP1E_DROP_OFFSET                                  (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PP1E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PP1E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PP0E_DROP_OFFSET                                  (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PP0E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL0_TH_PP0E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL1_ADDR                                                   (0x2F14)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PP3E_DROP_OFFSET                                  (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PP3E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PP3E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PP2E_DROP_OFFSET                                  (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PP2E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL1_TH_PP2E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL2_ADDR                                                   (0x2F18)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PP5E_DROP_OFFSET                                  (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PP5E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PP5E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PP4E_DROP_OFFSET                                  (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PP4E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL2_TH_PP4E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL3_ADDR                                                   (0x2F1C)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PP7E_DROP_OFFSET                                  (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PP7E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PP7E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PP6E_DROP_OFFSET                                  (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PP6E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL3_TH_PP6E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL4_ADDR                                                   (0x2F20)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL4_TH_PP9E_DROP_OFFSET                                  (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL4_TH_PP9E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL4_TH_PP9E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL4_TH_PP8E_DROP_OFFSET                                  (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL4_TH_PP8E_DROP_MASK                                    (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL4_TH_PP8E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL5_ADDR                                                   (0x2F24)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL5_TH_PP11E_DROP_OFFSET                                 (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL5_TH_PP11E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL5_TH_PP11E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL5_TH_PP10E_DROP_OFFSET                                 (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL5_TH_PP10E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL5_TH_PP10E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL6_ADDR                                                   (0x2F28)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL6_TH_PP13E_DROP_OFFSET                                 (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL6_TH_PP13E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL6_TH_PP13E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL6_TH_PP12E_DROP_OFFSET                                 (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL6_TH_PP12E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL6_TH_PP12E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL7_ADDR                                                   (0x2F2C)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL7_TH_PP15E_DROP_OFFSET                                 (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL7_TH_PP15E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL7_TH_PP15E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL7_TH_PP14E_DROP_OFFSET                                 (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL7_TH_PP14E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL7_TH_PP14E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL8_ADDR                                                   (0x2F30)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL8_TH_PP17E_DROP_OFFSET                                 (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL8_TH_PP17E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL8_TH_PP17E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL8_TH_PP16E_DROP_OFFSET                                 (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL8_TH_PP16E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL8_TH_PP16E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL9_ADDR                                                   (0x2F34)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL9_TH_PP19E_DROP_OFFSET                                 (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL9_TH_PP19E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL9_TH_PP19E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL9_TH_PP18E_DROP_OFFSET                                 (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL9_TH_PP18E_DROP_MASK                                   (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL9_TH_PP18E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL10_ADDR                                                  (0x2F38)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL10_TH_PP21E_DROP_OFFSET                                (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL10_TH_PP21E_DROP_MASK                                  (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL10_TH_PP21E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL10_TH_PP20E_DROP_OFFSET                                (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL10_TH_PP20E_DROP_MASK                                  (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL10_TH_PP20E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL11_ADDR                                                  (0x2F3C)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL11_TH_PP23E_DROP_OFFSET                                (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL11_TH_PP23E_DROP_MASK                                  (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL11_TH_PP23E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL11_TH_PP22E_DROP_OFFSET                                (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL11_TH_PP22E_DROP_MASK                                  (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL11_TH_PP22E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL12_ADDR                                                  (0x2F40)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL12_TH_PP25E_DROP_OFFSET                                (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL12_TH_PP25E_DROP_MASK                                  (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL12_TH_PP25E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL12_TH_PP24E_DROP_OFFSET                                (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL12_TH_PP24E_DROP_MASK                                  (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL12_TH_PP24E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL13_ADDR                                                  (0x2F44)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL13_TH_PP27E_DROP_OFFSET                                (16)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL13_TH_PP27E_DROP_MASK                                  (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL13_TH_PP27E_DROP_OFFSET)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL13_TH_PP26E_DROP_OFFSET                                (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL13_TH_PP26E_DROP_MASK                                  (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL13_TH_PP26E_DROP_OFFSET)

#define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL14_ADDR                                                  (0x2F48)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL14_TH_PP28E_DROP_OFFSET                                (0)
  #define RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL14_TH_PP28E_DROP_MASK                                  (0x7FF << RTL8389_PER_PORT_EGRESS_DROP_THRESHOLD_CONTROL14_TH_PP28E_DROP_OFFSET)

#define RTL8389_PORT_INDEX_FOR_OUTPUT_QUEUE_PAGE_COUNT_CONTROL_ADDR                                            (0x2F4C)
  #define RTL8389_PORT_INDEX_FOR_OUTPUT_QUEUE_PAGE_COUNT_CONTROL_PORT_INDEX_OFFSET                             (0)
  #define RTL8389_PORT_INDEX_FOR_OUTPUT_QUEUE_PAGE_COUNT_CONTROL_PORT_INDEX_MASK                               (0x1F << RTL8389_PORT_INDEX_FOR_OUTPUT_QUEUE_PAGE_COUNT_CONTROL_PORT_INDEX_OFFSET)

#define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER0_ADDR                                                          (0x2F50)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER0_PNOQ1_PAGE_OFFSET                                           (16)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER0_PNOQ1_PAGE_MASK                                             (0x7FF << RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER0_PNOQ1_PAGE_OFFSET)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER0_PNOQ0_PAGE_OFFSET                                           (0)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER0_PNOQ0_PAGE_MASK                                             (0x7FF << RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER0_PNOQ0_PAGE_OFFSET)

#define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER1_ADDR                                                          (0x2F54)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER1_PNOQ3_PAGE_OFFSET                                           (16)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER1_PNOQ3_PAGE_MASK                                             (0x7FF << RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER1_PNOQ3_PAGE_OFFSET)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER1_PNOQ2_PAGE_OFFSET                                           (0)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER1_PNOQ2_PAGE_MASK                                             (0x7FF << RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER1_PNOQ2_PAGE_OFFSET)

#define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER2_ADDR                                                          (0x2F58)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER2_PNOQ5_PAGE_OFFSET                                           (16)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER2_PNOQ5_PAGE_MASK                                             (0x7FF << RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER2_PNOQ5_PAGE_OFFSET)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER2_PNOQ4_PAGE_OFFSET                                           (0)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER2_PNOQ4_PAGE_MASK                                             (0x7FF << RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER2_PNOQ4_PAGE_OFFSET)

#define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER3_ADDR                                                          (0x2F5C)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER3_PNOQ7_PAGE_OFFSET                                           (16)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER3_PNOQ7_PAGE_MASK                                             (0x7FF << RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER3_PNOQ7_PAGE_OFFSET)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER3_PNOQ6_PAGE_OFFSET                                           (0)
  #define RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER3_PNOQ6_PAGE_MASK                                             (0x7FF << RTL8389_OUTPUT_QUEUE_PAGE_COUNT_COUNTER3_PNOQ6_PAGE_OFFSET)


/*
 * Feature: Output Queue IPD Registers 
 */
#define RTL8389_QUEUE_NUMBER_CONTROL0_ADDR                                                                     (0x2F60)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P9QNUM_OFFSET                                                          (27)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P9QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P9QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P8QNUM_OFFSET                                                          (24)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P8QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P8QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P7QNUM_OFFSET                                                          (21)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P7QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P7QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P6QNUM_OFFSET                                                          (18)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P6QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P6QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P5QNUM_OFFSET                                                          (15)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P5QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P5QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P4QNUM_OFFSET                                                          (12)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P4QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P4QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P3QNUM_OFFSET                                                          (9)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P3QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P3QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P2QNUM_OFFSET                                                          (6)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P2QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P2QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P1QNUM_OFFSET                                                          (3)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P1QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P1QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P0QNUM_OFFSET                                                          (0)
  #define RTL8389_QUEUE_NUMBER_CONTROL0_P0QNUM_MASK                                                            (0x7 << RTL8389_QUEUE_NUMBER_CONTROL0_P0QNUM_OFFSET)

#define RTL8389_QUEUE_NUMBER_CONTROL1_ADDR                                                                     (0x2F64)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P19QNUM_OFFSET                                                         (27)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P19QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P19QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P18QNUM_OFFSET                                                         (24)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P18QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P18QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P17QNUM_OFFSET                                                         (21)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P17QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P17QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P16QNUM_OFFSET                                                         (18)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P16QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P16QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P15QNUM_OFFSET                                                         (15)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P15QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P15QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P14QNUM_OFFSET                                                         (12)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P14QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P14QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P13QNUM_OFFSET                                                         (9)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P13QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P13QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P12QNUM_OFFSET                                                         (6)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P12QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P12QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P11QNUM_OFFSET                                                         (3)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P11QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P11QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P10QNUM_OFFSET                                                         (0)
  #define RTL8389_QUEUE_NUMBER_CONTROL1_P10QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL1_P10QNUM_OFFSET)

#define RTL8389_QUEUE_NUMBER_CONTROL2_ADDR                                                                     (0x2F68)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P28QNUM_OFFSET                                                         (24)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P28QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL2_P28QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P27QNUM_OFFSET                                                         (21)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P27QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL2_P27QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P26QNUM_OFFSET                                                         (18)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P26QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL2_P26QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P25QNUM_OFFSET                                                         (15)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P25QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL2_P25QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P24QNUM_OFFSET                                                         (12)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P24QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL2_P24QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P23QNUM_OFFSET                                                         (9)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P23QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL2_P23QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P22QNUM_OFFSET                                                         (6)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P22QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL2_P22QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P21QNUM_OFFSET                                                         (3)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P21QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL2_P21QNUM_OFFSET)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P20QNUM_OFFSET                                                         (0)
  #define RTL8389_QUEUE_NUMBER_CONTROL2_P20QNUM_MASK                                                           (0x7 << RTL8389_QUEUE_NUMBER_CONTROL2_P20QNUM_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0_ADDR                                                    (0x2F6C)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI7QID_OFFSET                                     (21)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI7QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI7QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI6QID_OFFSET                                     (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI6QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI6QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI5QID_OFFSET                                     (15)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI5QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI5QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI4QID_OFFSET                                     (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI4QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI4QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI3QID_OFFSET                                     (9)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI3QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI3QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI2QID_OFFSET                                     (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI2QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI2QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI1QID_OFFSET                                     (3)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI1QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI1QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI0QID_OFFSET                                     (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI0QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL0__1QPRI0QID_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1_ADDR                                                    (0x2F70)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI7QID_OFFSET                                     (21)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI7QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI7QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI6QID_OFFSET                                     (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI6QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI6QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI5QID_OFFSET                                     (15)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI5QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI5QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI4QID_OFFSET                                     (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI4QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI4QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI3QID_OFFSET                                     (9)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI3QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI3QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI2QID_OFFSET                                     (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI2QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI2QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI1QID_OFFSET                                     (3)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI1QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI1QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI0QID_OFFSET                                     (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI0QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL1__2QPRI0QID_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2_ADDR                                                    (0x2F74)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI7QID_OFFSET                                     (21)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI7QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI7QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI6QID_OFFSET                                     (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI6QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI6QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI5QID_OFFSET                                     (15)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI5QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI5QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI4QID_OFFSET                                     (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI4QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI4QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI3QID_OFFSET                                     (9)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI3QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI3QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI2QID_OFFSET                                     (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI2QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI2QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI1QID_OFFSET                                     (3)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI1QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI1QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI0QID_OFFSET                                     (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI0QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL2__3QPRI0QID_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3_ADDR                                                    (0x2F78)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI7QID_OFFSET                                     (21)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI7QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI7QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI6QID_OFFSET                                     (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI6QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI6QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI5QID_OFFSET                                     (15)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI5QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI5QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI4QID_OFFSET                                     (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI4QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI4QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI3QID_OFFSET                                     (9)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI3QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI3QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI2QID_OFFSET                                     (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI2QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI2QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI1QID_OFFSET                                     (3)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI1QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI1QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI0QID_OFFSET                                     (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI0QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL3__4QPRI0QID_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4_ADDR                                                    (0x2F7C)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI7QID_OFFSET                                     (21)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI7QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI7QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI6QID_OFFSET                                     (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI6QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI6QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI5QID_OFFSET                                     (15)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI5QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI5QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI4QID_OFFSET                                     (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI4QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI4QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI3QID_OFFSET                                     (9)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI3QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI3QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI2QID_OFFSET                                     (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI2QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI2QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI1QID_OFFSET                                     (3)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI1QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI1QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI0QID_OFFSET                                     (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI0QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL4__5QPRI0QID_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5_ADDR                                                    (0x2F80)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI7QID_OFFSET                                     (21)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI7QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI7QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI6QID_OFFSET                                     (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI6QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI6QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI5QID_OFFSET                                     (15)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI5QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI5QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI4QID_OFFSET                                     (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI4QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI4QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI3QID_OFFSET                                     (9)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI3QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI3QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI2QID_OFFSET                                     (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI2QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI2QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI1QID_OFFSET                                     (3)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI1QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI1QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI0QID_OFFSET                                     (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI0QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL5__6QPRI0QID_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6_ADDR                                                    (0x2F84)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI7QID_OFFSET                                     (21)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI7QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI7QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI6QID_OFFSET                                     (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI6QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI6QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI5QID_OFFSET                                     (15)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI5QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI5QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI4QID_OFFSET                                     (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI4QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI4QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI3QID_OFFSET                                     (9)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI3QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI3QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI2QID_OFFSET                                     (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI2QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI2QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI1QID_OFFSET                                     (3)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI1QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI1QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI0QID_OFFSET                                     (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI0QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL6__7QPRI0QID_OFFSET)

#define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7_ADDR                                                    (0x2F88)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI7QID_OFFSET                                     (21)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI7QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI7QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI6QID_OFFSET                                     (18)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI6QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI6QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI5QID_OFFSET                                     (15)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI5QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI5QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI4QID_OFFSET                                     (12)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI4QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI4QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI3QID_OFFSET                                     (9)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI3QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI3QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI2QID_OFFSET                                     (6)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI2QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI2QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI1QID_OFFSET                                     (3)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI1QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI1QID_OFFSET)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI0QID_OFFSET                                     (0)
  #define RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI0QID_MASK                                       (0x7 << RTL8389_INTERNAL_PRIORITY_TO_QUEUE_ID_CONTROL7__8QPRI0QID_OFFSET)


/*
 * Feature: Output Queue LA Registers 
 */
#define RTL8389_LINK_AGGREGATION_CONTROL1_ADDR                                                                 (0x2F8C)
  #define RTL8389_LINK_AGGREGATION_CONTROL1_QEMPTY_OFFSET                                                      (0)
  #define RTL8389_LINK_AGGREGATION_CONTROL1_QEMPTY_MASK                                                        (0xFFFFFFF << RTL8389_LINK_AGGREGATION_CONTROL1_QEMPTY_OFFSET)


/*
 * Feature: Output Queue Flow Control II Registers 
 */
#define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER0_ADDR                                                 (0x2F90)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER0_PNOQ1_MAX_USED_PAGE_OFFSET                         (16)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER0_PNOQ1_MAX_USED_PAGE_MASK                           (0x7FF << RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER0_PNOQ1_MAX_USED_PAGE_OFFSET)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER0_PNOQ0_MAX_USED_PAGE_OFFSET                         (0)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER0_PNOQ0_MAX_USED_PAGE_MASK                           (0x7FF << RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER0_PNOQ0_MAX_USED_PAGE_OFFSET)

#define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER1_ADDR                                                 (0x2F94)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER1_PNOQ3_MAX_USED_PAGE_OFFSET                         (16)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER1_PNOQ3_MAX_USED_PAGE_MASK                           (0x7FF << RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER1_PNOQ3_MAX_USED_PAGE_OFFSET)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER1_PNOQ2_MAX_USED_PAGE_OFFSET                         (0)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER1_PNOQ2_MAX_USED_PAGE_MASK                           (0x7FF << RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER1_PNOQ2_MAX_USED_PAGE_OFFSET)

#define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER2_ADDR                                                 (0x2F98)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER2_PNOQ5_MAX_USED_PAGE_OFFSET                         (16)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER2_PNOQ5_MAX_USED_PAGE_MASK                           (0x7FF << RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER2_PNOQ5_MAX_USED_PAGE_OFFSET)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER2_PNOQ4_MAX_USED_PAGE_OFFSET                         (0)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER2_PNOQ4_MAX_USED_PAGE_MASK                           (0x7FF << RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER2_PNOQ4_MAX_USED_PAGE_OFFSET)

#define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER3_ADDR                                                 (0x2F9C)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER3_PNOQ7_MAX_USED_PAGE_OFFSET                         (16)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER3_PNOQ7_MAX_USED_PAGE_MASK                           (0x7FF << RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER3_PNOQ7_MAX_USED_PAGE_OFFSET)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER3_PNOQ6_MAX_USED_PAGE_OFFSET                         (0)
  #define RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER3_PNOQ6_MAX_USED_PAGE_MASK                           (0x7FF << RTL8389_OUTPUT_QUEUE_MAX_USED_PAGE_COUNT_COUNTER3_PNOQ6_MAX_USED_PAGE_OFFSET)


/*
 * Feature: NIC Registers 
 */
#define RTL8389_RX_PKTHDR_DESCRIPTOR_0_CONTROL_ADDR                                                            (0x3100)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_0_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET                                     (2)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_0_CONTROL_RXFDPBASE_RXCDPIDX_MASK                                       (0x3FFFFFFF << RTL8389_RX_PKTHDR_DESCRIPTOR_0_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET)

#define RTL8389_RX_PKTHDR_DESCRIPTOR_1_CONTROL_ADDR                                                            (0x3104)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_1_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET                                     (2)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_1_CONTROL_RXFDPBASE_RXCDPIDX_MASK                                       (0x3FFFFFFF << RTL8389_RX_PKTHDR_DESCRIPTOR_1_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET)

#define RTL8389_RX_PKTHDR_DESCRIPTOR_2_CONTROL_ADDR                                                            (0x3108)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_2_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET                                     (2)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_2_CONTROL_RXFDPBASE_RXCDPIDX_MASK                                       (0x3FFFFFFF << RTL8389_RX_PKTHDR_DESCRIPTOR_2_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET)

#define RTL8389_RX_PKTHDR_DESCRIPTOR_3_CONTROL_ADDR                                                            (0x310C)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_3_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET                                     (2)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_3_CONTROL_RXFDPBASE_RXCDPIDX_MASK                                       (0x3FFFFFFF << RTL8389_RX_PKTHDR_DESCRIPTOR_3_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET)

#define RTL8389_RX_PKTHDR_DESCRIPTOR_4_CONTROL_ADDR                                                            (0x3110)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_4_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET                                     (2)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_4_CONTROL_RXFDPBASE_RXCDPIDX_MASK                                       (0x3FFFFFFF << RTL8389_RX_PKTHDR_DESCRIPTOR_4_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET)

#define RTL8389_RX_PKTHDR_DESCRIPTOR_5_CONTROL_ADDR                                                            (0x3114)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_5_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET                                     (2)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_5_CONTROL_RXFDPBASE_RXCDPIDX_MASK                                       (0x3FFFFFFF << RTL8389_RX_PKTHDR_DESCRIPTOR_5_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET)

#define RTL8389_RX_PKTHDR_DESCRIPTOR_6_CONTROL_ADDR                                                            (0x3118)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_6_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET                                     (2)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_6_CONTROL_RXFDPBASE_RXCDPIDX_MASK                                       (0x3FFFFFFF << RTL8389_RX_PKTHDR_DESCRIPTOR_6_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET)

#define RTL8389_RX_PKTHDR_DESCRIPTOR_7_CONTROL_ADDR                                                            (0x311C)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_7_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET                                     (2)
  #define RTL8389_RX_PKTHDR_DESCRIPTOR_7_CONTROL_RXFDPBASE_RXCDPIDX_MASK                                       (0x3FFFFFFF << RTL8389_RX_PKTHDR_DESCRIPTOR_7_CONTROL_RXFDPBASE_RXCDPIDX_OFFSET)

#define RTL8389_RX_MBUF_DESCRIPTOR_CONTROL_ADDR                                                                (0x3120)
  #define RTL8389_RX_MBUF_DESCRIPTOR_CONTROL_MB_FDPBASE_CDPIDX_OFFSET                                          (2)
  #define RTL8389_RX_MBUF_DESCRIPTOR_CONTROL_MB_FDPBASE_CDPIDX_MASK                                            (0x3FFFFFFF << RTL8389_RX_MBUF_DESCRIPTOR_CONTROL_MB_FDPBASE_CDPIDX_OFFSET)

#define RTL8389_TX_PKTHDR_DESCRIPTOR_0_CONTROL_ADDR                                                            (0x3124)
  #define RTL8389_TX_PKTHDR_DESCRIPTOR_0_CONTROL_TXFDPBASE_TXCDPINDEX_OFFSET                                   (2)
  #define RTL8389_TX_PKTHDR_DESCRIPTOR_0_CONTROL_TXFDPBASE_TXCDPINDEX_MASK                                     (0x3FFFFFFF << RTL8389_TX_PKTHDR_DESCRIPTOR_0_CONTROL_TXFDPBASE_TXCDPINDEX_OFFSET)

#define RTL8389_TX_PKTHDR_DESCRIPTOR_1_CONTROL_ADDR                                                            (0x3128)
  #define RTL8389_TX_PKTHDR_DESCRIPTOR_1_CONTROL_TXFDPBASE_TXCDPINDEX_OFFSET                                   (2)
  #define RTL8389_TX_PKTHDR_DESCRIPTOR_1_CONTROL_TXFDPBASE_TXCDPINDEX_MASK                                     (0x3FFFFFFF << RTL8389_TX_PKTHDR_DESCRIPTOR_1_CONTROL_TXFDPBASE_TXCDPINDEX_OFFSET)

#define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_ADDR                                                              (0x312C)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_PHD7_0_OFFSET                                                (13)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_PHD7_0_MASK                                                  (0xFF << RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_PHD7_0_OFFSET)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_MBD_OFFSET                                                   (12)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_MBD_MASK                                                     (0x1 << RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_MBD_OFFSET)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_TX_DONE1_0_OFFSET                                            (10)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_TX_DONE1_0_MASK                                              (0x3 << RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_TX_DONE1_0_OFFSET)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_RX_DONE7_0_OFFSET                                            (2)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_RX_DONE7_0_MASK                                              (0xFF << RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_RX_DONE7_0_OFFSET)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_TX_ALLDONE1_0_OFFSET                                         (0)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_TX_ALLDONE1_0_MASK                                           (0x3 << RTL8389_CPU_INTERFACE_INTERRUPT_MASK_EN_TX_ALLDONE1_0_OFFSET)

#define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_ADDR                                                            (0x3130)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_PHDS7_0_OFFSET                                            (13)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_PHDS7_0_MASK                                              (0xFF << RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_PHDS7_0_OFFSET)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_MBDS_OFFSET                                               (12)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_MBDS_MASK                                                 (0x1 << RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_MBDS_OFFSET)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_TX_DONE1_0_OFFSET                                         (10)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_TX_DONE1_0_MASK                                           (0x3 << RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_TX_DONE1_0_OFFSET)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_RX_DONE7_0_OFFSET                                         (2)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_RX_DONE7_0_MASK                                           (0xFF << RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_RX_DONE7_0_OFFSET)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_TX_ALL_DONE1_0_OFFSET                                     (0)
  #define RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_TX_ALL_DONE1_0_MASK                                       (0x3 << RTL8389_CPU_INTERFACE_INTERRUPT_STATUS_INT_TX_ALL_DONE1_0_OFFSET)

#define RTL8389_CPU_INTERFACE_CONTROL_ADDR                                                                     (0x3134)
  #define RTL8389_CPU_INTERFACE_CONTROL_TX_CMD_OFFSET                                                          (7)
  #define RTL8389_CPU_INTERFACE_CONTROL_TX_CMD_MASK                                                            (0x1 << RTL8389_CPU_INTERFACE_CONTROL_TX_CMD_OFFSET)
  #define RTL8389_CPU_INTERFACE_CONTROL_RX_CMD_OFFSET                                                          (6)
  #define RTL8389_CPU_INTERFACE_CONTROL_RX_CMD_MASK                                                            (0x1 << RTL8389_CPU_INTERFACE_CONTROL_RX_CMD_OFFSET)
  #define RTL8389_CPU_INTERFACE_CONTROL_BURST_SIZE_OFFSET                                                      (4)
  #define RTL8389_CPU_INTERFACE_CONTROL_BURST_SIZE_MASK                                                        (0x3 << RTL8389_CPU_INTERFACE_CONTROL_BURST_SIZE_OFFSET)
  #define RTL8389_CPU_INTERFACE_CONTROL_TXFN_OFFSET                                                            (3)
  #define RTL8389_CPU_INTERFACE_CONTROL_TXFN_MASK                                                              (0x1 << RTL8389_CPU_INTERFACE_CONTROL_TXFN_OFFSET)
  #define RTL8389_CPU_INTERFACE_CONTROL_LENCRC_OFFSET                                                          (0)
  #define RTL8389_CPU_INTERFACE_CONTROL_LENCRC_MASK                                                            (0x1 << RTL8389_CPU_INTERFACE_CONTROL_LENCRC_OFFSET)


/*
 * Feature: Serdes Registers 
 */
#define RTL8389_SERDES_0_CONTROL0_ADDR                                                                         (0x3200)
  #define RTL8389_SERDES_0_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_0_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_0_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_0_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_0_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_0_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_0_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_0_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_0_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_0_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_0_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_0_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_0_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_0_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_0_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_0_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_0_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_0_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_0_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_0_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_0_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_0_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_0_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_0_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_0_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_0_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_0_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_0_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_0_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_0_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_0_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_0_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_0_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_0_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_0_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_0_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_0_CONTROL1_ADDR                                                                         (0x3204)
  #define RTL8389_SERDES_0_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_0_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_0_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_0_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_0_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_0_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_0_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_0_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_0_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_0_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_0_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_0_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_0_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_0_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_0_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_0_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_0_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_0_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_0_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_0_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_0_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_0_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_0_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_0_CONTROL2_ADDR                                                                         (0x3208)
  #define RTL8389_SERDES_0_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_0_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_0_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_0_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_0_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_0_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_0_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_0_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_0_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_0_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_0_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_0_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_0_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_0_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_0_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_0_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_0_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_0_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_0_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_0_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_0_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_0_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_0_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_0_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_0_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_0_CONTROL3_ADDR                                                                         (0x320C)
  #define RTL8389_SERDES_0_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_0_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_0_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_0_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_0_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_0_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_0_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_0_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_0_CONTROL4_ADDR                                                                         (0x3210)
  #define RTL8389_SERDES_0_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_0_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_0_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_0_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_0_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_0_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_0_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_0_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_0_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_0_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_0_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_0_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_0_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_0_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_0_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_0_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_0_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_0_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_0_CONTROL5_ADDR                                                                         (0x3214)
  #define RTL8389_SERDES_0_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_0_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_0_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_0_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_0_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_0_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_0_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_0_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_0_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_0_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_0_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_0_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_0_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_0_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_0_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_0_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_0_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_0_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_0_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_0_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_0_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_0_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_0_CONTROL6_ADDR                                                                         (0x3218)
  #define RTL8389_SERDES_0_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_0_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_0_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_0_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_0_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_0_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_0_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_0_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_0_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_0_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_0_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_0_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_0_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_0_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_0_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_0_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_0_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_0_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_0_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_0_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_0_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_0_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_0_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_0_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_0_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_0_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_0_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_0_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_0_FIBER_CONTROL0_ADDR                                                                   (0x3220)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_0_FIBER_CONTROL1_ADDR                                                                   (0x3224)
  #define RTL8389_SERDES_0_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_0_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_0_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_0_FIBER_CONTROL2_ADDR                                                                   (0x3228)
  #define RTL8389_SERDES_0_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_0_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_0_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_0_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_0_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_0_FIBER_CONTROL3_ADDR                                                                   (0x322C)
  #define RTL8389_SERDES_0_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_0_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_0_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_0_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_0_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_0_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_0_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_0_FIBER_CONTROL4_ADDR                                                                   (0x3230)
  #define RTL8389_SERDES_0_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_0_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_0_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_0_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_0_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_0_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_0_DIGITAL_CONTROL0_ADDR                                                                 (0x3240)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_0_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_0_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_0_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_0_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_0_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_0_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_0_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_0_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_0_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_0_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_0_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_0_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_0_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_0_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_0_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_0_DIGITAL_CONTROL1_ADDR                                                                 (0x3244)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_0_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_0_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_0_DIGITAL_CONTROL2_ADDR                                                                 (0x3248)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_0_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_0_DIGITAL_CONTROL3_ADDR                                                                 (0x324C)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_0_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_0_DIGITAL_CONTROL4_ADDR                                                                 (0x3250)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_0_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_0_DIGITAL_CONTROL5_ADDR                                                                 (0x3254)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_0_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_0_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_0_STATUS0_ADDR                                                                          (0x3260)
  #define RTL8389_SERDES_0_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_0_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_0_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_0_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_0_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_0_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_0_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_0_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_0_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_0_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_0_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_0_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_0_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_0_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_0_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_0_STATUS1_ADDR                                                                          (0x3264)
  #define RTL8389_SERDES_0_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_0_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_0_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_0_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_0_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_0_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_0_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_0_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_0_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_0_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_0_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_0_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_1_CONTROL0_ADDR                                                                         (0x3280)
  #define RTL8389_SERDES_1_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_1_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_1_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_1_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_1_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_1_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_1_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_1_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_1_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_1_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_1_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_1_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_1_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_1_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_1_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_1_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_1_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_1_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_1_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_1_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_1_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_1_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_1_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_1_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_1_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_1_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_1_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_1_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_1_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_1_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_1_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_1_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_1_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_1_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_1_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_1_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_1_CONTROL1_ADDR                                                                         (0x3284)
  #define RTL8389_SERDES_1_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_1_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_1_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_1_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_1_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_1_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_1_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_1_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_1_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_1_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_1_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_1_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_1_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_1_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_1_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_1_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_1_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_1_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_1_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_1_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_1_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_1_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_1_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_1_CONTROL2_ADDR                                                                         (0x3288)
  #define RTL8389_SERDES_1_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_1_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_1_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_1_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_1_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_1_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_1_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_1_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_1_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_1_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_1_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_1_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_1_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_1_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_1_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_1_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_1_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_1_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_1_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_1_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_1_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_1_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_1_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_1_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_1_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_1_CONTROL3_ADDR                                                                         (0x328C)
  #define RTL8389_SERDES_1_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_1_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_1_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_1_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_1_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_1_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_1_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_1_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_1_CONTROL4_ADDR                                                                         (0x3290)
  #define RTL8389_SERDES_1_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_1_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_1_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_1_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_1_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_1_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_1_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_1_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_1_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_1_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_1_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_1_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_1_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_1_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_1_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_1_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_1_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_1_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_1_CONTROL5_ADDR                                                                         (0x3294)
  #define RTL8389_SERDES_1_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_1_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_1_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_1_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_1_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_1_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_1_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_1_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_1_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_1_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_1_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_1_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_1_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_1_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_1_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_1_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_1_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_1_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_1_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_1_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_1_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_1_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_1_CONTROL6_ADDR                                                                         (0x3298)
  #define RTL8389_SERDES_1_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_1_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_1_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_1_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_1_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_1_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_1_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_1_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_1_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_1_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_1_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_1_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_1_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_1_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_1_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_1_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_1_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_1_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_1_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_1_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_1_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_1_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_1_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_1_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_1_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_1_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_1_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_1_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_1_FIBER_CONTROL0_ADDR                                                                   (0x32A0)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_1_FIBER_CONTROL1_ADDR                                                                   (0x32A4)
  #define RTL8389_SERDES_1_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_1_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_1_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_1_FIBER_CONTROL2_ADDR                                                                   (0x32A8)
  #define RTL8389_SERDES_1_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_1_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_1_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_1_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_1_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_1_FIBER_CONTROL3_ADDR                                                                   (0x32AC)
  #define RTL8389_SERDES_1_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_1_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_1_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_1_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_1_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_1_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_1_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_1_FIBER_CONTROL4_ADDR                                                                   (0x32B0)
  #define RTL8389_SERDES_1_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_1_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_1_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_1_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_1_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_1_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_1_DIGITAL_CONTROL0_ADDR                                                                 (0x32C0)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_1_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_1_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_1_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_1_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_1_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_1_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_1_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_1_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_1_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_1_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_1_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_1_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_1_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_1_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_1_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_1_DIGITAL_CONTROL1_ADDR                                                                 (0x32C4)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_1_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_1_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_1_DIGITAL_CONTROL2_ADDR                                                                 (0x32C8)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_1_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_1_DIGITAL_CONTROL3_ADDR                                                                 (0x32CC)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_1_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_1_DIGITAL_CONTROL4_ADDR                                                                 (0x32D0)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_1_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_1_DIGITAL_CONTROL5_ADDR                                                                 (0x32D4)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_1_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_1_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_1_STATUS0_ADDR                                                                          (0x32E0)
  #define RTL8389_SERDES_1_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_1_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_1_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_1_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_1_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_1_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_1_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_1_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_1_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_1_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_1_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_1_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_1_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_1_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_1_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_1_STATUS1_ADDR                                                                          (0x32E4)
  #define RTL8389_SERDES_1_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_1_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_1_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_1_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_1_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_1_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_1_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_1_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_1_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_1_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_1_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_1_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_2_CONTROL0_ADDR                                                                         (0x3300)
  #define RTL8389_SERDES_2_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_2_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_2_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_2_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_2_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_2_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_2_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_2_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_2_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_2_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_2_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_2_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_2_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_2_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_2_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_2_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_2_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_2_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_2_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_2_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_2_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_2_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_2_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_2_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_2_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_2_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_2_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_2_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_2_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_2_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_2_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_2_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_2_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_2_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_2_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_2_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_2_CONTROL1_ADDR                                                                         (0x3304)
  #define RTL8389_SERDES_2_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_2_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_2_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_2_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_2_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_2_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_2_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_2_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_2_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_2_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_2_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_2_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_2_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_2_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_2_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_2_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_2_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_2_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_2_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_2_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_2_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_2_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_2_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_2_CONTROL2_ADDR                                                                         (0x3308)
  #define RTL8389_SERDES_2_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_2_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_2_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_2_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_2_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_2_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_2_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_2_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_2_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_2_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_2_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_2_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_2_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_2_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_2_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_2_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_2_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_2_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_2_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_2_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_2_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_2_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_2_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_2_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_2_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_2_CONTROL3_ADDR                                                                         (0x330C)
  #define RTL8389_SERDES_2_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_2_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_2_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_2_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_2_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_2_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_2_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_2_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_2_CONTROL4_ADDR                                                                         (0x3310)
  #define RTL8389_SERDES_2_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_2_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_2_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_2_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_2_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_2_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_2_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_2_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_2_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_2_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_2_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_2_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_2_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_2_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_2_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_2_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_2_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_2_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_2_CONTROL5_ADDR                                                                         (0x3314)
  #define RTL8389_SERDES_2_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_2_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_2_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_2_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_2_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_2_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_2_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_2_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_2_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_2_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_2_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_2_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_2_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_2_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_2_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_2_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_2_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_2_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_2_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_2_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_2_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_2_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_2_CONTROL6_ADDR                                                                         (0x3318)
  #define RTL8389_SERDES_2_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_2_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_2_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_2_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_2_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_2_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_2_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_2_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_2_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_2_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_2_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_2_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_2_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_2_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_2_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_2_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_2_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_2_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_2_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_2_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_2_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_2_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_2_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_2_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_2_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_2_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_2_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_2_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_2_FIBER_CONTROL0_ADDR                                                                   (0x3320)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_2_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_2_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_2_FIBER_CONTROL1_ADDR                                                                   (0x3324)
  #define RTL8389_SERDES_2_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_2_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_2_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_2_FIBER_CONTROL2_ADDR                                                                   (0x3328)
  #define RTL8389_SERDES_2_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_2_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_2_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_2_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_2_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_2_FIBER_CONTROL3_ADDR                                                                   (0x332C)
  #define RTL8389_SERDES_2_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_2_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_2_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_2_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_2_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_2_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_2_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_2_FIBER_CONTROL4_ADDR                                                                   (0x3330)
  #define RTL8389_SERDES_2_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_2_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_2_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_2_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_2_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_2_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_2_DIGITAL_CONTROL0_ADDR                                                                 (0x3340)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_2_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_2_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_2_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_2_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_2_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_2_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_2_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_2_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_2_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_2_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_2_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_2_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_2_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_2_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_2_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_2_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_2_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_2_DIGITAL_CONTROL1_ADDR                                                                 (0x3344)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_2_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_2_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_2_DIGITAL_CONTROL2_ADDR                                                                 (0x3348)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_2_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_2_DIGITAL_CONTROL3_ADDR                                                                 (0x334C)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_2_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_2_DIGITAL_CONTROL4_ADDR                                                                 (0x3350)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_2_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_2_DIGITAL_CONTROL5_ADDR                                                                 (0x3354)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_2_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_2_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_2_STATUS0_ADDR                                                                          (0x3360)
  #define RTL8389_SERDES_2_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_2_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_2_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_2_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_2_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_2_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_2_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_2_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_2_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_2_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_2_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_2_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_2_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_2_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_2_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_2_STATUS1_ADDR                                                                          (0x3364)
  #define RTL8389_SERDES_2_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_2_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_2_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_2_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_2_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_2_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_2_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_2_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_2_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_2_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_2_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_2_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_3_CONTROL0_ADDR                                                                         (0x3380)
  #define RTL8389_SERDES_3_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_3_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_3_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_3_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_3_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_3_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_3_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_3_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_3_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_3_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_3_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_3_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_3_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_3_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_3_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_3_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_3_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_3_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_3_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_3_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_3_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_3_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_3_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_3_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_3_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_3_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_3_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_3_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_3_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_3_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_3_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_3_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_3_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_3_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_3_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_3_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_3_CONTROL1_ADDR                                                                         (0x3384)
  #define RTL8389_SERDES_3_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_3_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_3_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_3_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_3_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_3_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_3_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_3_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_3_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_3_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_3_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_3_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_3_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_3_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_3_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_3_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_3_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_3_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_3_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_3_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_3_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_3_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_3_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_3_CONTROL2_ADDR                                                                         (0x3388)
  #define RTL8389_SERDES_3_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_3_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_3_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_3_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_3_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_3_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_3_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_3_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_3_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_3_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_3_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_3_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_3_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_3_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_3_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_3_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_3_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_3_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_3_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_3_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_3_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_3_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_3_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_3_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_3_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_3_CONTROL3_ADDR                                                                         (0x338C)
  #define RTL8389_SERDES_3_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_3_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_3_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_3_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_3_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_3_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_3_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_3_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_3_CONTROL4_ADDR                                                                         (0x3390)
  #define RTL8389_SERDES_3_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_3_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_3_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_3_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_3_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_3_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_3_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_3_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_3_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_3_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_3_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_3_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_3_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_3_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_3_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_3_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_3_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_3_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_3_CONTROL5_ADDR                                                                         (0x3394)
  #define RTL8389_SERDES_3_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_3_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_3_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_3_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_3_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_3_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_3_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_3_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_3_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_3_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_3_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_3_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_3_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_3_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_3_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_3_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_3_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_3_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_3_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_3_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_3_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_3_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_3_CONTROL6_ADDR                                                                         (0x3398)
  #define RTL8389_SERDES_3_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_3_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_3_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_3_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_3_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_3_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_3_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_3_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_3_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_3_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_3_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_3_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_3_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_3_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_3_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_3_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_3_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_3_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_3_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_3_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_3_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_3_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_3_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_3_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_3_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_3_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_3_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_3_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_3_FIBER_CONTROL0_ADDR                                                                   (0x33A0)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_3_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_3_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_3_FIBER_CONTROL1_ADDR                                                                   (0x33A4)
  #define RTL8389_SERDES_3_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_3_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_3_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_3_FIBER_CONTROL2_ADDR                                                                   (0x33A8)
  #define RTL8389_SERDES_3_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_3_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_3_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_3_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_3_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_3_FIBER_CONTROL3_ADDR                                                                   (0x33AC)
  #define RTL8389_SERDES_3_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_3_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_3_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_3_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_3_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_3_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_3_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_3_FIBER_CONTROL4_ADDR                                                                   (0x33B0)
  #define RTL8389_SERDES_3_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_3_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_3_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_3_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_3_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_3_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_3_DIGITAL_CONTROL0_ADDR                                                                 (0x33C0)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_3_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_3_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_3_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_3_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_3_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_3_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_3_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_3_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_3_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_3_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_3_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_3_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_3_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_3_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_3_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_3_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_3_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_3_DIGITAL_CONTROL1_ADDR                                                                 (0x33C4)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_3_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_3_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_3_DIGITAL_CONTROL2_ADDR                                                                 (0x33C8)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_3_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_3_DIGITAL_CONTROL3_ADDR                                                                 (0x33CC)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_3_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_3_DIGITAL_CONTROL4_ADDR                                                                 (0x33D0)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_3_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_3_DIGITAL_CONTROL5_ADDR                                                                 (0x33D4)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_3_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_3_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_3_STATUS0_ADDR                                                                          (0x33E0)
  #define RTL8389_SERDES_3_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_3_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_3_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_3_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_3_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_3_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_3_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_3_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_3_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_3_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_3_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_3_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_3_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_3_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_3_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_3_STATUS1_ADDR                                                                          (0x33E4)
  #define RTL8389_SERDES_3_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_3_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_3_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_3_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_3_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_3_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_3_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_3_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_3_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_3_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_3_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_3_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_4_CONTROL0_ADDR                                                                         (0x3400)
  #define RTL8389_SERDES_4_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_4_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_4_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_4_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_4_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_4_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_4_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_4_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_4_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_4_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_4_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_4_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_4_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_4_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_4_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_4_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_4_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_4_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_4_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_4_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_4_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_4_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_4_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_4_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_4_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_4_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_4_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_4_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_4_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_4_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_4_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_4_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_4_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_4_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_4_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_4_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_4_CONTROL1_ADDR                                                                         (0x3404)
  #define RTL8389_SERDES_4_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_4_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_4_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_4_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_4_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_4_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_4_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_4_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_4_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_4_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_4_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_4_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_4_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_4_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_4_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_4_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_4_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_4_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_4_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_4_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_4_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_4_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_4_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_4_CONTROL2_ADDR                                                                         (0x3408)
  #define RTL8389_SERDES_4_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_4_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_4_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_4_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_4_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_4_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_4_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_4_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_4_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_4_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_4_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_4_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_4_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_4_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_4_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_4_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_4_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_4_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_4_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_4_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_4_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_4_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_4_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_4_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_4_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_4_CONTROL3_ADDR                                                                         (0x340C)
  #define RTL8389_SERDES_4_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_4_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_4_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_4_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_4_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_4_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_4_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_4_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_4_CONTROL4_ADDR                                                                         (0x3410)
  #define RTL8389_SERDES_4_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_4_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_4_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_4_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_4_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_4_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_4_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_4_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_4_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_4_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_4_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_4_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_4_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_4_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_4_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_4_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_4_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_4_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_4_CONTROL5_ADDR                                                                         (0x3414)
  #define RTL8389_SERDES_4_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_4_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_4_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_4_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_4_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_4_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_4_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_4_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_4_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_4_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_4_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_4_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_4_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_4_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_4_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_4_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_4_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_4_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_4_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_4_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_4_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_4_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_4_CONTROL6_ADDR                                                                         (0x3418)
  #define RTL8389_SERDES_4_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_4_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_4_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_4_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_4_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_4_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_4_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_4_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_4_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_4_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_4_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_4_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_4_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_4_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_4_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_4_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_4_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_4_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_4_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_4_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_4_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_4_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_4_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_4_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_4_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_4_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_4_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_4_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_4_FIBER_CONTROL0_ADDR                                                                   (0x3420)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_4_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_4_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_4_FIBER_CONTROL1_ADDR                                                                   (0x3424)
  #define RTL8389_SERDES_4_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_4_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_4_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_4_FIBER_CONTROL2_ADDR                                                                   (0x3428)
  #define RTL8389_SERDES_4_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_4_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_4_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_4_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_4_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_4_FIBER_CONTROL3_ADDR                                                                   (0x342C)
  #define RTL8389_SERDES_4_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_4_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_4_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_4_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_4_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_4_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_4_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_4_FIBER_CONTROL4_ADDR                                                                   (0x3430)
  #define RTL8389_SERDES_4_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_4_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_4_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_4_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_4_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_4_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_4_DIGITAL_CONTROL0_ADDR                                                                 (0x3440)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_4_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_4_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_4_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_4_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_4_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_4_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_4_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_4_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_4_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_4_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_4_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_4_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_4_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_4_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_4_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_4_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_4_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_4_DIGITAL_CONTROL1_ADDR                                                                 (0x3444)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_4_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_4_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_4_DIGITAL_CONTROL2_ADDR                                                                 (0x3448)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_4_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_4_DIGITAL_CONTROL3_ADDR                                                                 (0x344C)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_4_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_4_DIGITAL_CONTROL4_ADDR                                                                 (0x3450)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_4_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_4_DIGITAL_CONTROL5_ADDR                                                                 (0x3454)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_4_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_4_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_4_STATUS0_ADDR                                                                          (0x3460)
  #define RTL8389_SERDES_4_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_4_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_4_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_4_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_4_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_4_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_4_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_4_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_4_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_4_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_4_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_4_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_4_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_4_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_4_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_4_STATUS1_ADDR                                                                          (0x3464)
  #define RTL8389_SERDES_4_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_4_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_4_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_4_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_4_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_4_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_4_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_4_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_4_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_4_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_4_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_4_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_5_CONTROL0_ADDR                                                                         (0x3480)
  #define RTL8389_SERDES_5_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_5_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_5_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_5_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_5_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_5_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_5_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_5_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_5_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_5_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_5_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_5_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_5_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_5_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_5_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_5_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_5_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_5_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_5_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_5_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_5_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_5_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_5_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_5_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_5_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_5_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_5_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_5_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_5_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_5_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_5_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_5_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_5_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_5_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_5_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_5_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_5_CONTROL1_ADDR                                                                         (0x3484)
  #define RTL8389_SERDES_5_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_5_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_5_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_5_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_5_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_5_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_5_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_5_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_5_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_5_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_5_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_5_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_5_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_5_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_5_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_5_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_5_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_5_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_5_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_5_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_5_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_5_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_5_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_5_CONTROL2_ADDR                                                                         (0x3488)
  #define RTL8389_SERDES_5_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_5_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_5_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_5_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_5_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_5_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_5_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_5_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_5_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_5_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_5_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_5_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_5_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_5_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_5_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_5_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_5_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_5_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_5_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_5_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_5_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_5_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_5_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_5_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_5_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_5_CONTROL3_ADDR                                                                         (0x348C)
  #define RTL8389_SERDES_5_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_5_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_5_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_5_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_5_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_5_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_5_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_5_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_5_CONTROL4_ADDR                                                                         (0x3490)
  #define RTL8389_SERDES_5_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_5_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_5_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_5_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_5_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_5_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_5_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_5_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_5_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_5_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_5_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_5_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_5_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_5_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_5_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_5_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_5_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_5_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_5_CONTROL5_ADDR                                                                         (0x3494)
  #define RTL8389_SERDES_5_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_5_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_5_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_5_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_5_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_5_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_5_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_5_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_5_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_5_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_5_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_5_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_5_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_5_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_5_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_5_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_5_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_5_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_5_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_5_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_5_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_5_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_5_CONTROL6_ADDR                                                                         (0x3498)
  #define RTL8389_SERDES_5_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_5_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_5_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_5_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_5_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_5_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_5_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_5_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_5_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_5_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_5_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_5_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_5_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_5_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_5_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_5_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_5_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_5_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_5_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_5_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_5_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_5_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_5_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_5_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_5_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_5_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_5_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_5_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_5_FIBER_CONTROL0_ADDR                                                                   (0x34A0)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_5_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_5_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_5_FIBER_CONTROL1_ADDR                                                                   (0x34A4)
  #define RTL8389_SERDES_5_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_5_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_5_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_5_FIBER_CONTROL2_ADDR                                                                   (0x34A8)
  #define RTL8389_SERDES_5_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_5_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_5_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_5_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_5_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_5_FIBER_CONTROL3_ADDR                                                                   (0x34AC)
  #define RTL8389_SERDES_5_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_5_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_5_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_5_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_5_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_5_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_5_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_5_FIBER_CONTROL4_ADDR                                                                   (0x34B0)
  #define RTL8389_SERDES_5_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_5_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_5_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_5_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_5_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_5_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_5_DIGITAL_CONTROL0_ADDR                                                                 (0x34C0)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_5_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_5_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_5_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_5_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_5_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_5_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_5_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_5_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_5_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_5_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_5_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_5_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_5_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_5_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_5_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_5_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_5_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_5_DIGITAL_CONTROL1_ADDR                                                                 (0x34C4)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_5_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_5_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_5_DIGITAL_CONTROL2_ADDR                                                                 (0x34C8)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_5_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_5_DIGITAL_CONTROL3_ADDR                                                                 (0x34CC)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_5_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_5_DIGITAL_CONTROL4_ADDR                                                                 (0x34D0)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_5_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_5_DIGITAL_CONTROL5_ADDR                                                                 (0x34D4)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_5_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_5_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_5_STATUS0_ADDR                                                                          (0x34E0)
  #define RTL8389_SERDES_5_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_5_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_5_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_5_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_5_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_5_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_5_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_5_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_5_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_5_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_5_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_5_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_5_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_5_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_5_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_5_STATUS1_ADDR                                                                          (0x34E4)
  #define RTL8389_SERDES_5_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_5_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_5_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_5_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_5_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_5_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_5_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_5_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_5_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_5_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_5_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_5_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_6_CONTROL0_ADDR                                                                         (0x3500)
  #define RTL8389_SERDES_6_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_6_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_6_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_6_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_6_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_6_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_6_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_6_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_6_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_6_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_6_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_6_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_6_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_6_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_6_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_6_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_6_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_6_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_6_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_6_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_6_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_6_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_6_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_6_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_6_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_6_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_6_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_6_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_6_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_6_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_6_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_6_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_6_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_6_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_6_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_6_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_6_CONTROL1_ADDR                                                                         (0x3504)
  #define RTL8389_SERDES_6_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_6_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_6_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_6_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_6_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_6_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_6_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_6_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_6_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_6_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_6_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_6_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_6_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_6_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_6_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_6_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_6_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_6_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_6_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_6_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_6_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_6_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_6_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_6_CONTROL2_ADDR                                                                         (0x3508)
  #define RTL8389_SERDES_6_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_6_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_6_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_6_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_6_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_6_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_6_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_6_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_6_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_6_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_6_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_6_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_6_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_6_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_6_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_6_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_6_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_6_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_6_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_6_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_6_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_6_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_6_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_6_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_6_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_6_CONTROL3_ADDR                                                                         (0x350C)
  #define RTL8389_SERDES_6_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_6_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_6_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_6_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_6_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_6_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_6_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_6_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_6_CONTROL4_ADDR                                                                         (0x3510)
  #define RTL8389_SERDES_6_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_6_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_6_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_6_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_6_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_6_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_6_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_6_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_6_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_6_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_6_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_6_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_6_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_6_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_6_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_6_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_6_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_6_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_6_CONTROL5_ADDR                                                                         (0x3514)
  #define RTL8389_SERDES_6_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_6_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_6_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_6_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_6_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_6_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_6_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_6_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_6_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_6_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_6_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_6_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_6_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_6_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_6_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_6_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_6_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_6_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_6_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_6_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_6_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_6_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_6_CONTROL6_ADDR                                                                         (0x3518)
  #define RTL8389_SERDES_6_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_6_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_6_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_6_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_6_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_6_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_6_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_6_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_6_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_6_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_6_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_6_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_6_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_6_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_6_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_6_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_6_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_6_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_6_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_6_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_6_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_6_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_6_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_6_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_6_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_6_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_6_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_6_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_6_FIBER_CONTROL0_ADDR                                                                   (0x3520)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_6_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_6_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_6_FIBER_CONTROL1_ADDR                                                                   (0x3524)
  #define RTL8389_SERDES_6_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_6_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_6_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_6_FIBER_CONTROL2_ADDR                                                                   (0x3528)
  #define RTL8389_SERDES_6_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_6_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_6_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_6_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_6_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_6_FIBER_CONTROL3_ADDR                                                                   (0x352C)
  #define RTL8389_SERDES_6_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_6_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_6_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_6_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_6_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_6_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_6_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_6_FIBER_CONTROL4_ADDR                                                                   (0x3530)
  #define RTL8389_SERDES_6_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_6_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_6_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_6_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_6_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_6_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_6_DIGITAL_CONTROL0_ADDR                                                                 (0x3540)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_6_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_6_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_6_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_6_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_6_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_6_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_6_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_6_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_6_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_6_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_6_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_6_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_6_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_6_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_6_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_6_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_6_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_6_DIGITAL_CONTROL1_ADDR                                                                 (0x3544)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_6_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_6_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_6_DIGITAL_CONTROL2_ADDR                                                                 (0x3548)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_6_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_6_DIGITAL_CONTROL3_ADDR                                                                 (0x354C)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_6_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_6_DIGITAL_CONTROL4_ADDR                                                                 (0x3550)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_6_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_6_DIGITAL_CONTROL5_ADDR                                                                 (0x3554)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_6_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_6_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_6_STATUS0_ADDR                                                                          (0x3560)
  #define RTL8389_SERDES_6_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_6_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_6_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_6_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_6_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_6_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_6_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_6_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_6_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_6_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_6_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_6_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_6_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_6_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_6_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_6_STATUS1_ADDR                                                                          (0x3564)
  #define RTL8389_SERDES_6_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_6_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_6_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_6_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_6_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_6_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_6_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_6_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_6_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_6_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_6_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_6_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_7_CONTROL0_ADDR                                                                         (0x3580)
  #define RTL8389_SERDES_7_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_7_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_7_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_7_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_7_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_7_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_7_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_7_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_7_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_7_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_7_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_7_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_7_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_7_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_7_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_7_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_7_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_7_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_7_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_7_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_7_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_7_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_7_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_7_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_7_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_7_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_7_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_7_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_7_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_7_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_7_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_7_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_7_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_7_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_7_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_7_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_7_CONTROL1_ADDR                                                                         (0x3584)
  #define RTL8389_SERDES_7_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_7_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_7_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_7_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_7_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_7_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_7_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_7_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_7_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_7_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_7_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_7_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_7_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_7_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_7_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_7_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_7_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_7_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_7_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_7_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_7_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_7_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_7_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_7_CONTROL2_ADDR                                                                         (0x3588)
  #define RTL8389_SERDES_7_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_7_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_7_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_7_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_7_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_7_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_7_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_7_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_7_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_7_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_7_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_7_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_7_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_7_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_7_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_7_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_7_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_7_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_7_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_7_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_7_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_7_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_7_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_7_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_7_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_7_CONTROL3_ADDR                                                                         (0x358C)
  #define RTL8389_SERDES_7_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_7_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_7_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_7_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_7_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_7_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_7_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_7_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_7_CONTROL4_ADDR                                                                         (0x3590)
  #define RTL8389_SERDES_7_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_7_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_7_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_7_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_7_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_7_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_7_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_7_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_7_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_7_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_7_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_7_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_7_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_7_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_7_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_7_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_7_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_7_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_7_CONTROL5_ADDR                                                                         (0x3594)
  #define RTL8389_SERDES_7_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_7_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_7_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_7_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_7_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_7_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_7_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_7_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_7_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_7_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_7_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_7_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_7_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_7_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_7_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_7_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_7_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_7_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_7_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_7_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_7_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_7_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_7_CONTROL6_ADDR                                                                         (0x3598)
  #define RTL8389_SERDES_7_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_7_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_7_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_7_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_7_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_7_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_7_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_7_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_7_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_7_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_7_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_7_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_7_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_7_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_7_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_7_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_7_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_7_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_7_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_7_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_7_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_7_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_7_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_7_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_7_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_7_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_7_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_7_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_7_FIBER_CONTROL0_ADDR                                                                   (0x35A0)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_7_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_7_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_7_FIBER_CONTROL1_ADDR                                                                   (0x35A4)
  #define RTL8389_SERDES_7_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_7_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_7_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_7_FIBER_CONTROL2_ADDR                                                                   (0x35A8)
  #define RTL8389_SERDES_7_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_7_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_7_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_7_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_7_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_7_FIBER_CONTROL3_ADDR                                                                   (0x35AC)
  #define RTL8389_SERDES_7_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_7_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_7_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_7_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_7_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_7_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_7_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_7_FIBER_CONTROL4_ADDR                                                                   (0x35B0)
  #define RTL8389_SERDES_7_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_7_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_7_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_7_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_7_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_7_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_7_DIGITAL_CONTROL0_ADDR                                                                 (0x35C0)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_7_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_7_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_7_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_7_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_7_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_7_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_7_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_7_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_7_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_7_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_7_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_7_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_7_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_7_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_7_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_7_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_7_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_7_DIGITAL_CONTROL1_ADDR                                                                 (0x35C4)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_7_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_7_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_7_DIGITAL_CONTROL2_ADDR                                                                 (0x35C8)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_7_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_7_DIGITAL_CONTROL3_ADDR                                                                 (0x35CC)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_7_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_7_DIGITAL_CONTROL4_ADDR                                                                 (0x35D0)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_7_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_7_DIGITAL_CONTROL5_ADDR                                                                 (0x35D4)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_7_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_7_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_7_STATUS0_ADDR                                                                          (0x35E0)
  #define RTL8389_SERDES_7_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_7_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_7_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_7_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_7_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_7_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_7_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_7_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_7_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_7_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_7_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_7_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_7_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_7_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_7_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_7_STATUS1_ADDR                                                                          (0x35E4)
  #define RTL8389_SERDES_7_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_7_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_7_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_7_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_7_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_7_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_7_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_7_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_7_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_7_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_7_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_7_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_8_CONTROL0_ADDR                                                                         (0x3600)
  #define RTL8389_SERDES_8_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_8_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_8_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_8_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_8_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_8_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_8_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_8_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_8_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_8_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_8_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_8_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_8_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_8_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_8_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_8_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_8_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_8_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_8_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_8_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_8_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_8_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_8_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_8_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_8_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_8_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_8_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_8_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_8_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_8_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_8_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_8_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_8_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_8_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_8_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_8_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_8_CONTROL1_ADDR                                                                         (0x3604)
  #define RTL8389_SERDES_8_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_8_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_8_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_8_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_8_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_8_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_8_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_8_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_8_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_8_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_8_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_8_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_8_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_8_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_8_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_8_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_8_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_8_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_8_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_8_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_8_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_8_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_8_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_8_CONTROL2_ADDR                                                                         (0x3608)
  #define RTL8389_SERDES_8_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_8_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_8_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_8_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_8_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_8_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_8_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_8_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_8_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_8_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_8_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_8_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_8_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_8_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_8_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_8_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_8_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_8_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_8_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_8_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_8_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_8_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_8_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_8_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_8_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_8_CONTROL3_ADDR                                                                         (0x360C)
  #define RTL8389_SERDES_8_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_8_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_8_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_8_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_8_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_8_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_8_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_8_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_8_CONTROL4_ADDR                                                                         (0x3610)
  #define RTL8389_SERDES_8_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_8_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_8_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_8_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_8_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_8_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_8_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_8_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_8_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_8_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_8_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_8_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_8_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_8_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_8_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_8_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_8_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_8_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_8_CONTROL5_ADDR                                                                         (0x3614)
  #define RTL8389_SERDES_8_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_8_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_8_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_8_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_8_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_8_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_8_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_8_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_8_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_8_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_8_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_8_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_8_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_8_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_8_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_8_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_8_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_8_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_8_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_8_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_8_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_8_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_8_CONTROL6_ADDR                                                                         (0x3618)
  #define RTL8389_SERDES_8_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_8_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_8_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_8_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_8_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_8_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_8_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_8_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_8_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_8_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_8_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_8_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_8_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_8_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_8_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_8_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_8_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_8_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_8_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_8_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_8_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_8_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_8_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_8_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_8_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_8_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_8_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_8_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_8_FIBER_CONTROL0_ADDR                                                                   (0x3620)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_8_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_8_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_8_FIBER_CONTROL1_ADDR                                                                   (0x3624)
  #define RTL8389_SERDES_8_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_8_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_8_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_8_FIBER_CONTROL2_ADDR                                                                   (0x3628)
  #define RTL8389_SERDES_8_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_8_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_8_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_8_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_8_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_8_FIBER_CONTROL3_ADDR                                                                   (0x362C)
  #define RTL8389_SERDES_8_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_8_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_8_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_8_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_8_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_8_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_8_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_8_FIBER_CONTROL4_ADDR                                                                   (0x3630)
  #define RTL8389_SERDES_8_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_8_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_8_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_8_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_8_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_8_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_8_DIGITAL_CONTROL0_ADDR                                                                 (0x3640)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_8_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_8_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_8_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_8_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_8_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_8_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_8_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_8_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_8_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_8_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_8_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_8_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_8_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_8_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_8_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_8_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_8_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_8_DIGITAL_CONTROL1_ADDR                                                                 (0x3644)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_8_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_8_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_8_DIGITAL_CONTROL2_ADDR                                                                 (0x3648)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_8_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_8_DIGITAL_CONTROL3_ADDR                                                                 (0x364C)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_8_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_8_DIGITAL_CONTROL4_ADDR                                                                 (0x3650)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_8_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_8_DIGITAL_CONTROL5_ADDR                                                                 (0x3654)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_8_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_8_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_8_STATUS0_ADDR                                                                          (0x3660)
  #define RTL8389_SERDES_8_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_8_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_8_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_8_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_8_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_8_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_8_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_8_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_8_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_8_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_8_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_8_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_8_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_8_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_8_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_8_STATUS1_ADDR                                                                          (0x3664)
  #define RTL8389_SERDES_8_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_8_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_8_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_8_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_8_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_8_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_8_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_8_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_8_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_8_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_8_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_8_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_9_CONTROL0_ADDR                                                                         (0x3680)
  #define RTL8389_SERDES_9_CONTROL0_REG_CDR_VCM_OFFSET                                                         (26)
  #define RTL8389_SERDES_9_CONTROL0_REG_CDR_VCM_MASK                                                           (0xF << RTL8389_SERDES_9_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_CDR_SR_OFFSET                                                          (24)
  #define RTL8389_SERDES_9_CONTROL0_REG_CDR_SR_MASK                                                            (0x3 << RTL8389_SERDES_9_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_CDR_C_OFFSET                                                           (22)
  #define RTL8389_SERDES_9_CONTROL0_REG_CDR_C_MASK                                                             (0x3 << RTL8389_SERDES_9_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_CDR_CP_OFFSET                                                          (19)
  #define RTL8389_SERDES_9_CONTROL0_REG_CDR_CP_MASK                                                            (0x7 << RTL8389_SERDES_9_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_CALIB_TIME_OFFSET                                                      (16)
  #define RTL8389_SERDES_9_CONTROL0_REG_CALIB_TIME_MASK                                                        (0x7 << RTL8389_SERDES_9_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_CLK_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_9_CONTROL0_REG_CLK_SEL_MASK                                                           (0x1 << RTL8389_SERDES_9_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                    (12)
  #define RTL8389_SERDES_9_CONTROL0_REG_CALIB_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_9_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_CALIB_LATE_OFFSET                                                      (11)
  #define RTL8389_SERDES_9_CONTROL0_REG_CALIB_LATE_MASK                                                        (0x1 << RTL8389_SERDES_9_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_BPD_GAIN_OFFSET                                                        (10)
  #define RTL8389_SERDES_9_CONTROL0_REG_BPD_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_9_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_AUTO_MODE_OFFSET                                                       (9)
  #define RTL8389_SERDES_9_CONTROL0_REG_AUTO_MODE_MASK                                                         (0x1 << RTL8389_SERDES_9_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_ADP_TIME_OFFSET                                                        (6)
  #define RTL8389_SERDES_9_CONTROL0_REG_ADP_TIME_MASK                                                          (0x7 << RTL8389_SERDES_9_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                      (5)
  #define RTL8389_SERDES_9_CONTROL0_REG_ADP_EQ_OFF_MASK                                                        (0x1 << RTL8389_SERDES_9_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                   (4)
  #define RTL8389_SERDES_9_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_9_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_RX_EN_OFFSET                                                               (3)
  #define RTL8389_SERDES_9_CONTROL0_RX_EN_MASK                                                                 (0x1 << RTL8389_SERDES_9_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_PDOWN_OFFSET                                                           (2)
  #define RTL8389_SERDES_9_CONTROL0_REG_PDOWN_MASK                                                             (0x1 << RTL8389_SERDES_9_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_POW_PCIX_OFFSET                                                        (1)
  #define RTL8389_SERDES_9_CONTROL0_REG_POW_PCIX_MASK                                                          (0x1 << RTL8389_SERDES_9_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_9_CONTROL0_REG_TX_EN_OFFSET                                                           (0)
  #define RTL8389_SERDES_9_CONTROL0_REG_TX_EN_MASK                                                             (0x1 << RTL8389_SERDES_9_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_9_CONTROL1_ADDR                                                                         (0x3684)
  #define RTL8389_SERDES_9_CONTROL1_REG_COUNT_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_9_CONTROL1_REG_COUNT_SEL_MASK                                                         (0x1 << RTL8389_SERDES_9_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_VCO_REG_OFFSET                                                         (24)
  #define RTL8389_SERDES_9_CONTROL1_REG_VCO_REG_MASK                                                           (0x1 << RTL8389_SERDES_9_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CCO_OFFSET                                                             (23)
  #define RTL8389_SERDES_9_CONTROL1_REG_CCO_MASK                                                               (0x1 << RTL8389_SERDES_9_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_OOBS_G_OFFSET                                                          (22)
  #define RTL8389_SERDES_9_CONTROL1_REG_OOBS_G_MASK                                                            (0x1 << RTL8389_SERDES_9_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CPOP_OFFSET                                                            (21)
  #define RTL8389_SERDES_9_CONTROL1_REG_CPOP_MASK                                                              (0x1 << RTL8389_SERDES_9_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CP4OP_OFFSET                                                           (20)
  #define RTL8389_SERDES_9_CONTROL1_REG_CP4OP_MASK                                                             (0x1 << RTL8389_SERDES_9_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                     (16)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_VCO_SEL_MASK                                                       (0x7 << RTL8389_SERDES_9_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                   (13)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                     (0x3 << RTL8389_SERDES_9_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_SR_OFFSET                                                          (11)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_SR_MASK                                                            (0x3 << RTL8389_SERDES_9_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_SELF_OFFSET                                                        (10)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_SELF_MASK                                                          (0x1 << RTL8389_SERDES_9_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_SC2_OFFSET                                                         (8)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_SC2_MASK                                                           (0x3 << RTL8389_SERDES_9_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_SC1_OFFSET                                                         (6)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_SC1_MASK                                                           (0x3 << RTL8389_SERDES_9_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                      (3)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_CP_SEL_MASK                                                        (0x7 << RTL8389_SERDES_9_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                      (1)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMU_CLKRDY_MASK                                                        (0x3 << RTL8389_SERDES_9_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMUEN_OFFSET                                                           (0)
  #define RTL8389_SERDES_9_CONTROL1_REG_CMUEN_MASK                                                             (0x1 << RTL8389_SERDES_9_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_9_CONTROL2_ADDR                                                                         (0x3688)
  #define RTL8389_SERDES_9_CONTROL2_REG_IBXSEL_OFFSET                                                          (29)
  #define RTL8389_SERDES_9_CONTROL2_REG_IBXSEL_MASK                                                            (0x3 << RTL8389_SERDES_9_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_IBSEL_OFFSET                                                           (27)
  #define RTL8389_SERDES_9_CONTROL2_REG_IBSEL_MASK                                                             (0x3 << RTL8389_SERDES_9_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_IBOOST_OFFSET                                                          (25)
  #define RTL8389_SERDES_9_CONTROL2_REG_IBOOST_MASK                                                            (0x1 << RTL8389_SERDES_9_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_H_KVCO_OFFSET                                                          (24)
  #define RTL8389_SERDES_9_CONTROL2_REG_H_KVCO_MASK                                                            (0x1 << RTL8389_SERDES_9_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_FREF_SEL_OFFSET                                                        (23)
  #define RTL8389_SERDES_9_CONTROL2_REG_FREF_SEL_MASK                                                          (0x1 << RTL8389_SERDES_9_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_FORCERUN_OFFSET                                                        (22)
  #define RTL8389_SERDES_9_CONTROL2_REG_FORCERUN_MASK                                                          (0x1 << RTL8389_SERDES_9_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_FORCECAL_OFFSET                                                        (21)
  #define RTL8389_SERDES_9_CONTROL2_REG_FORCECAL_MASK                                                          (0x1 << RTL8389_SERDES_9_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_SC_OFFSET                                                           (16)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_SC_MASK                                                             (0x3 << RTL8389_SERDES_9_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_GAIN_OFFSET                                                         (15)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_GAIN_MASK                                                           (0x1 << RTL8389_SERDES_9_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_CP_OFFSET                                                           (12)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_CP_MASK                                                             (0x7 << RTL8389_SERDES_9_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                   (9)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                     (0x7 << RTL8389_SERDES_9_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_VCM_OFFSET                                                          (5)
  #define RTL8389_SERDES_9_CONTROL2_REG_EQ_VCM_MASK                                                            (0xF << RTL8389_SERDES_9_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_EMPHAS_EN_OFFSET                                                       (4)
  #define RTL8389_SERDES_9_CONTROL2_REG_EMPHAS_EN_MASK                                                         (0x1 << RTL8389_SERDES_9_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                    (3)
  #define RTL8389_SERDES_9_CONTROL2_REG_CP_EN_MANUAL_MASK                                                      (0x1 << RTL8389_SERDES_9_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_9_CONTROL3_ADDR                                                                         (0x368C)
  #define RTL8389_SERDES_9_CONTROL3_REG_REGTUNE_OFFSET                                                         (30)
  #define RTL8389_SERDES_9_CONTROL3_REG_REGTUNE_MASK                                                           (0x3 << RTL8389_SERDES_9_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_9_CONTROL3_REG_RANGE_SEL_OFFSET                                                       (29)
  #define RTL8389_SERDES_9_CONTROL3_REG_RANGE_SEL_MASK                                                         (0x1 << RTL8389_SERDES_9_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                  (0)
  #define RTL8389_SERDES_9_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                    (0x7 << RTL8389_SERDES_9_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_9_CONTROL4_ADDR                                                                         (0x3690)
  #define RTL8389_SERDES_9_CONTROL4_REG_SEN_OFFSET                                                             (28)
  #define RTL8389_SERDES_9_CONTROL4_REG_SEN_MASK                                                               (0xF << RTL8389_SERDES_9_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_TXTESTEN_OFFSET                                                            (15)
  #define RTL8389_SERDES_9_CONTROL4_TXTESTEN_MASK                                                              (0x1 << RTL8389_SERDES_9_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_REG_STST_SER_OFFSET                                                        (14)
  #define RTL8389_SERDES_9_CONTROL4_REG_STST_SER_MASK                                                          (0x1 << RTL8389_SERDES_9_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_VCM_OFFSET                                                          (13)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_VCM_MASK                                                            (0x1 << RTL8389_SERDES_9_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_AMP_OFFSET                                                          (10)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_9_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_NSQDLY_OFFSET                                                       (9)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_NSQDLY_MASK                                                         (0x1 << RTL8389_SERDES_9_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                    (8)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                      (0x1 << RTL8389_SERDES_9_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_AFEPD_OFFSET                                                        (7)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_AFEPD_MASK                                                          (0x1 << RTL8389_SERDES_9_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_TESTEN_OFFSET                                                       (6)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_TESTEN_MASK                                                         (0x1 << RTL8389_SERDES_9_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_SELFEN_OFFSET                                                       (5)
  #define RTL8389_SERDES_9_CONTROL4_REG_RX_SELFEN_MASK                                                         (0x1 << RTL8389_SERDES_9_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_9_CONTROL4_REG_REG_I_OFFSET                                                           (0)
  #define RTL8389_SERDES_9_CONTROL4_REG_REG_I_MASK                                                             (0x7 << RTL8389_SERDES_9_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_9_CONTROL5_ADDR                                                                         (0x3694)
  #define RTL8389_SERDES_9_CONTROL5_REG_ZTEST_OFFSET                                                           (22)
  #define RTL8389_SERDES_9_CONTROL5_REG_ZTEST_MASK                                                             (0x1 << RTL8389_SERDES_9_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_9_CONTROL5_REG_VCO_COARSE_OFFSET                                                      (16)
  #define RTL8389_SERDES_9_CONTROL5_REG_VCO_COARSE_MASK                                                        (0x3F << RTL8389_SERDES_9_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_9_CONTROL5_REG_VCM_SEL_OFFSET                                                         (13)
  #define RTL8389_SERDES_9_CONTROL5_REG_VCM_SEL_MASK                                                           (0x1 << RTL8389_SERDES_9_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL5_REG_V15_OFFSET                                                             (12)
  #define RTL8389_SERDES_9_CONTROL5_REG_V15_MASK                                                               (0x1 << RTL8389_SERDES_9_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_9_CONTROL5_REG_TX_VREFSEL_OFFSET                                                      (9)
  #define RTL8389_SERDES_9_CONTROL5_REG_TX_VREFSEL_MASK                                                        (0x7 << RTL8389_SERDES_9_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                      (6)
  #define RTL8389_SERDES_9_CONTROL5_REG_TX_AMP_CLK_MASK                                                        (0x7 << RTL8389_SERDES_9_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_9_CONTROL5_REG_TX_EMP_OFFSET                                                          (3)
  #define RTL8389_SERDES_9_CONTROL5_REG_TX_EMP_MASK                                                            (0x7 << RTL8389_SERDES_9_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_9_CONTROL5_REG_TX_AMP_OFFSET                                                          (0)
  #define RTL8389_SERDES_9_CONTROL5_REG_TX_AMP_MASK                                                            (0x7 << RTL8389_SERDES_9_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_9_CONTROL6_ADDR                                                                         (0x3698)
  #define RTL8389_SERDES_9_CONTROL6_REG_TXRX_OFFSET                                                            (23)
  #define RTL8389_SERDES_9_CONTROL6_REG_TXRX_MASK                                                              (0x7 << RTL8389_SERDES_9_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_9_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                    (22)
  #define RTL8389_SERDES_9_CONTROL6_REG_OOBS_FREQSEL_MASK                                                      (0x1 << RTL8389_SERDES_9_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                     (21)
  #define RTL8389_SERDES_9_CONTROL6_REG_OOBS_CALSEL_MASK                                                       (0x1 << RTL8389_SERDES_9_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                      (20)
  #define RTL8389_SERDES_9_CONTROL6_REG_OOBSCK_SEL_MASK                                                        (0x1 << RTL8389_SERDES_9_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_9_CONTROL6_REG_E5_1V_OFFSET                                                           (19)
  #define RTL8389_SERDES_9_CONTROL6_REG_E5_1V_MASK                                                             (0x1 << RTL8389_SERDES_9_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_9_CONTROL6_REG_E4_1V_OFFSET                                                           (18)
  #define RTL8389_SERDES_9_CONTROL6_REG_E4_1V_MASK                                                             (0x1 << RTL8389_SERDES_9_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_9_CONTROL6_REG_E3_1V_OFFSET                                                           (17)
  #define RTL8389_SERDES_9_CONTROL6_REG_E3_1V_MASK                                                             (0x1 << RTL8389_SERDES_9_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_9_CONTROL6_REG_E2_1V_OFFSET                                                           (16)
  #define RTL8389_SERDES_9_CONTROL6_REG_E2_1V_MASK                                                             (0x1 << RTL8389_SERDES_9_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_9_CONTROL6_REG_CKECK_TWICE_OFFSET                                                     (13)
  #define RTL8389_SERDES_9_CONTROL6_REG_CKECK_TWICE_MASK                                                       (0x1 << RTL8389_SERDES_9_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_9_CONTROL6_REG_DATA_VLD_OFFSET                                                        (12)
  #define RTL8389_SERDES_9_CONTROL6_REG_DATA_VLD_MASK                                                          (0x1 << RTL8389_SERDES_9_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_9_FIBER_CONTROL0_ADDR                                                                   (0x36A0)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_T4_OFFSET                                                   (31)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_T4_MASK                                                     (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                        (30)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                        (29)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                          (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                           (28)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                           (27)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                             (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                       (26)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                       (25)
  #define RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                               (24)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                 (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                        (23)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                          (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                       (22)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                         (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                   (21)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_AN_COMPLETE_MASK                                                     (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_R_FAULT_OFFSET                                                       (20)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_R_FAULT_MASK                                                         (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                      (19)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                        (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                   (18)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_LINK_STATUS_MASK                                                     (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                 (17)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_JABBER_DETECT_MASK                                                   (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                           (16)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                             (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_RST_OFFSET                                                       (15)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_RST_MASK                                                         (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_LPK_OFFSET                                                       (14)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_LPK_MASK                                                         (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                     (13)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_SPD_0_MASK                                                       (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                      (12)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_ANEN_MASK                                                        (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                     (11)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_PDOWN_MASK                                                       (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_ISO_OFFSET                                                       (10)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_ISO_MASK                                                         (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                   (9)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_RESTART_MASK                                                     (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                   (8)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                     (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                                (7)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_COLLISION_TEST_MASK                                                  (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                     (6)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_FIB_SPD_1_MASK                                                       (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                         (5)
  #define RTL8389_SERDES_9_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                           (0x1 << RTL8389_SERDES_9_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_9_FIBER_CONTROL1_ADDR                                                                   (0x36A4)
  #define RTL8389_SERDES_9_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                    (0)
  #define RTL8389_SERDES_9_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                      (0xFFFFFFFF << RTL8389_SERDES_9_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_9_FIBER_CONTROL2_ADDR                                                                   (0x36A8)
  #define RTL8389_SERDES_9_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                    (16)
  #define RTL8389_SERDES_9_FIBER_CONTROL2_RX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_9_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                    (0)
  #define RTL8389_SERDES_9_FIBER_CONTROL2_TX_CFG_REG_MASK                                                      (0xFFFF << RTL8389_SERDES_9_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_9_FIBER_CONTROL3_ADDR                                                                   (0x36AC)
  #define RTL8389_SERDES_9_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                      (16)
  #define RTL8389_SERDES_9_FIBER_CONTROL3_MR_NP_TX_MASK                                                        (0xFFFF << RTL8389_SERDES_9_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                                (2)
  #define RTL8389_SERDES_9_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                  (0x1 << RTL8389_SERDES_9_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL3_RXPAGE_OFFSET                                                        (1)
  #define RTL8389_SERDES_9_FIBER_CONTROL3_RXPAGE_MASK                                                          (0x1 << RTL8389_SERDES_9_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_9_FIBER_CONTROL4_ADDR                                                                   (0x36B0)
  #define RTL8389_SERDES_9_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                               (16)
  #define RTL8389_SERDES_9_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                 (0xFFFF << RTL8389_SERDES_9_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_9_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                      (0)
  #define RTL8389_SERDES_9_FIBER_CONTROL4_MR_NP_RX_MASK                                                        (0xFFFF << RTL8389_SERDES_9_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_9_DIGITAL_CONTROL0_ADDR                                                                 (0x36C0)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                 (31)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                   (0x1 << RTL8389_SERDES_9_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                  (30)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                    (0x1 << RTL8389_SERDES_9_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                  (28)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                    (0x3 << RTL8389_SERDES_9_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                  (26)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                    (0x3 << RTL8389_SERDES_9_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_CDET_OFFSET                                                        (24)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_CDET_MASK                                                          (0x3 << RTL8389_SERDES_9_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                               (20)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                 (0xF << RTL8389_SERDES_9_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_ABILITY_OFFSET                                                     (16)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_ABILITY_MASK                                                       (0xF << RTL8389_SERDES_9_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                   (15)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                     (0x1 << RTL8389_SERDES_9_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                   (14)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                     (0x1 << RTL8389_SERDES_9_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                 (13)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                   (0x1 << RTL8389_SERDES_9_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                      (8)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_CMA_RQ_MASK                                                        (0x1F << RTL8389_SERDES_9_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                               (7)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                 (0x1 << RTL8389_SERDES_9_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                 (6)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                   (0x1 << RTL8389_SERDES_9_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                                (5)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                  (0x1 << RTL8389_SERDES_9_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                              (4)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                                (0x1 << RTL8389_SERDES_9_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                                (2)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                  (0x3 << RTL8389_SERDES_9_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                     (0)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL0_FRC_IPG_MASK                                                       (0x3 << RTL8389_SERDES_9_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_9_DIGITAL_CONTROL1_ADDR                                                                 (0x36C4)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                    (24)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL1_APXT_TMP_MASK                                                      (0xFF << RTL8389_SERDES_9_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                 (16)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                   (0xFF << RTL8389_SERDES_9_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_9_DIGITAL_CONTROL2_ADDR                                                                 (0x36C8)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_9_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_9_DIGITAL_CONTROL3_ADDR                                                                 (0x36CC)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_9_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_9_DIGITAL_CONTROL4_ADDR                                                                 (0x36D0)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                                (0)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                  (0xFFFFFFFF << RTL8389_SERDES_9_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_9_DIGITAL_CONTROL5_ADDR                                                                 (0x36D4)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                               (0)
  #define RTL8389_SERDES_9_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_9_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_9_STATUS0_ADDR                                                                          (0x36E0)
  #define RTL8389_SERDES_9_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                    (16)
  #define RTL8389_SERDES_9_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                      (0xFFFF << RTL8389_SERDES_9_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_9_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                    (8)
  #define RTL8389_SERDES_9_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                      (0xFF << RTL8389_SERDES_9_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_9_STATUS0_SIG_OK_OFFSET                                                               (4)
  #define RTL8389_SERDES_9_STATUS0_SIG_OK_MASK                                                                 (0x1 << RTL8389_SERDES_9_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_9_STATUS0_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_9_STATUS0_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_9_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_9_STATUS0_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_9_STATUS0_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_9_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_9_STATUS1_ADDR                                                                          (0x36E4)
  #define RTL8389_SERDES_9_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                    (16)
  #define RTL8389_SERDES_9_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                      (0xFFFF << RTL8389_SERDES_9_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_9_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                    (8)
  #define RTL8389_SERDES_9_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                      (0xFF << RTL8389_SERDES_9_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_9_STATUS1_SYNC_OK_OFFSET                                                              (1)
  #define RTL8389_SERDES_9_STATUS1_SYNC_OK_MASK                                                                (0x1 << RTL8389_SERDES_9_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_9_STATUS1_LINK_OK_OFFSET                                                              (0)
  #define RTL8389_SERDES_9_STATUS1_LINK_OK_MASK                                                                (0x1 << RTL8389_SERDES_9_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_10_CONTROL0_ADDR                                                                        (0x3700)
  #define RTL8389_SERDES_10_CONTROL0_REG_CDR_VCM_OFFSET                                                        (26)
  #define RTL8389_SERDES_10_CONTROL0_REG_CDR_VCM_MASK                                                          (0xF << RTL8389_SERDES_10_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_CDR_SR_OFFSET                                                         (24)
  #define RTL8389_SERDES_10_CONTROL0_REG_CDR_SR_MASK                                                           (0x3 << RTL8389_SERDES_10_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_CDR_C_OFFSET                                                          (22)
  #define RTL8389_SERDES_10_CONTROL0_REG_CDR_C_MASK                                                            (0x3 << RTL8389_SERDES_10_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_CDR_CP_OFFSET                                                         (19)
  #define RTL8389_SERDES_10_CONTROL0_REG_CDR_CP_MASK                                                           (0x7 << RTL8389_SERDES_10_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_CALIB_TIME_OFFSET                                                     (16)
  #define RTL8389_SERDES_10_CONTROL0_REG_CALIB_TIME_MASK                                                       (0x7 << RTL8389_SERDES_10_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_CLK_SEL_OFFSET                                                        (13)
  #define RTL8389_SERDES_10_CONTROL0_REG_CLK_SEL_MASK                                                          (0x1 << RTL8389_SERDES_10_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                   (12)
  #define RTL8389_SERDES_10_CONTROL0_REG_CALIB_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_10_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_CALIB_LATE_OFFSET                                                     (11)
  #define RTL8389_SERDES_10_CONTROL0_REG_CALIB_LATE_MASK                                                       (0x1 << RTL8389_SERDES_10_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_BPD_GAIN_OFFSET                                                       (10)
  #define RTL8389_SERDES_10_CONTROL0_REG_BPD_GAIN_MASK                                                         (0x1 << RTL8389_SERDES_10_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_AUTO_MODE_OFFSET                                                      (9)
  #define RTL8389_SERDES_10_CONTROL0_REG_AUTO_MODE_MASK                                                        (0x1 << RTL8389_SERDES_10_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_ADP_TIME_OFFSET                                                       (6)
  #define RTL8389_SERDES_10_CONTROL0_REG_ADP_TIME_MASK                                                         (0x7 << RTL8389_SERDES_10_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                     (5)
  #define RTL8389_SERDES_10_CONTROL0_REG_ADP_EQ_OFF_MASK                                                       (0x1 << RTL8389_SERDES_10_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                  (4)
  #define RTL8389_SERDES_10_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                    (0x1 << RTL8389_SERDES_10_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_RX_EN_OFFSET                                                              (3)
  #define RTL8389_SERDES_10_CONTROL0_RX_EN_MASK                                                                (0x1 << RTL8389_SERDES_10_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_PDOWN_OFFSET                                                          (2)
  #define RTL8389_SERDES_10_CONTROL0_REG_PDOWN_MASK                                                            (0x1 << RTL8389_SERDES_10_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_POW_PCIX_OFFSET                                                       (1)
  #define RTL8389_SERDES_10_CONTROL0_REG_POW_PCIX_MASK                                                         (0x1 << RTL8389_SERDES_10_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_10_CONTROL0_REG_TX_EN_OFFSET                                                          (0)
  #define RTL8389_SERDES_10_CONTROL0_REG_TX_EN_MASK                                                            (0x1 << RTL8389_SERDES_10_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_10_CONTROL1_ADDR                                                                        (0x3704)
  #define RTL8389_SERDES_10_CONTROL1_REG_COUNT_SEL_OFFSET                                                      (29)
  #define RTL8389_SERDES_10_CONTROL1_REG_COUNT_SEL_MASK                                                        (0x1 << RTL8389_SERDES_10_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_VCO_REG_OFFSET                                                        (24)
  #define RTL8389_SERDES_10_CONTROL1_REG_VCO_REG_MASK                                                          (0x1 << RTL8389_SERDES_10_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CCO_OFFSET                                                            (23)
  #define RTL8389_SERDES_10_CONTROL1_REG_CCO_MASK                                                              (0x1 << RTL8389_SERDES_10_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_OOBS_G_OFFSET                                                         (22)
  #define RTL8389_SERDES_10_CONTROL1_REG_OOBS_G_MASK                                                           (0x1 << RTL8389_SERDES_10_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CPOP_OFFSET                                                           (21)
  #define RTL8389_SERDES_10_CONTROL1_REG_CPOP_MASK                                                             (0x1 << RTL8389_SERDES_10_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CP4OP_OFFSET                                                          (20)
  #define RTL8389_SERDES_10_CONTROL1_REG_CP4OP_MASK                                                            (0x1 << RTL8389_SERDES_10_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                    (16)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_VCO_SEL_MASK                                                      (0x7 << RTL8389_SERDES_10_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                  (13)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                    (0x3 << RTL8389_SERDES_10_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_SR_OFFSET                                                         (11)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_SR_MASK                                                           (0x3 << RTL8389_SERDES_10_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_SELF_OFFSET                                                       (10)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_SELF_MASK                                                         (0x1 << RTL8389_SERDES_10_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_SC2_OFFSET                                                        (8)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_SC2_MASK                                                          (0x3 << RTL8389_SERDES_10_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_SC1_OFFSET                                                        (6)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_SC1_MASK                                                          (0x3 << RTL8389_SERDES_10_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                     (3)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_CP_SEL_MASK                                                       (0x7 << RTL8389_SERDES_10_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                     (1)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMU_CLKRDY_MASK                                                       (0x3 << RTL8389_SERDES_10_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMUEN_OFFSET                                                          (0)
  #define RTL8389_SERDES_10_CONTROL1_REG_CMUEN_MASK                                                            (0x1 << RTL8389_SERDES_10_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_10_CONTROL2_ADDR                                                                        (0x3708)
  #define RTL8389_SERDES_10_CONTROL2_REG_IBXSEL_OFFSET                                                         (29)
  #define RTL8389_SERDES_10_CONTROL2_REG_IBXSEL_MASK                                                           (0x3 << RTL8389_SERDES_10_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_IBSEL_OFFSET                                                          (27)
  #define RTL8389_SERDES_10_CONTROL2_REG_IBSEL_MASK                                                            (0x3 << RTL8389_SERDES_10_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_IBOOST_OFFSET                                                         (25)
  #define RTL8389_SERDES_10_CONTROL2_REG_IBOOST_MASK                                                           (0x1 << RTL8389_SERDES_10_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_H_KVCO_OFFSET                                                         (24)
  #define RTL8389_SERDES_10_CONTROL2_REG_H_KVCO_MASK                                                           (0x1 << RTL8389_SERDES_10_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_FREF_SEL_OFFSET                                                       (23)
  #define RTL8389_SERDES_10_CONTROL2_REG_FREF_SEL_MASK                                                         (0x1 << RTL8389_SERDES_10_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_FORCERUN_OFFSET                                                       (22)
  #define RTL8389_SERDES_10_CONTROL2_REG_FORCERUN_MASK                                                         (0x1 << RTL8389_SERDES_10_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_FORCECAL_OFFSET                                                       (21)
  #define RTL8389_SERDES_10_CONTROL2_REG_FORCECAL_MASK                                                         (0x1 << RTL8389_SERDES_10_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_SC_OFFSET                                                          (16)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_SC_MASK                                                            (0x3 << RTL8389_SERDES_10_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_GAIN_OFFSET                                                        (15)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_10_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_CP_OFFSET                                                          (12)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_CP_MASK                                                            (0x7 << RTL8389_SERDES_10_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                  (9)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                    (0x7 << RTL8389_SERDES_10_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_VCM_OFFSET                                                         (5)
  #define RTL8389_SERDES_10_CONTROL2_REG_EQ_VCM_MASK                                                           (0xF << RTL8389_SERDES_10_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_EMPHAS_EN_OFFSET                                                      (4)
  #define RTL8389_SERDES_10_CONTROL2_REG_EMPHAS_EN_MASK                                                        (0x1 << RTL8389_SERDES_10_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                   (3)
  #define RTL8389_SERDES_10_CONTROL2_REG_CP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_10_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_10_CONTROL3_ADDR                                                                        (0x370C)
  #define RTL8389_SERDES_10_CONTROL3_REG_REGTUNE_OFFSET                                                        (30)
  #define RTL8389_SERDES_10_CONTROL3_REG_REGTUNE_MASK                                                          (0x3 << RTL8389_SERDES_10_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_10_CONTROL3_REG_RANGE_SEL_OFFSET                                                      (29)
  #define RTL8389_SERDES_10_CONTROL3_REG_RANGE_SEL_MASK                                                        (0x1 << RTL8389_SERDES_10_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                 (0)
  #define RTL8389_SERDES_10_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                   (0x7 << RTL8389_SERDES_10_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_10_CONTROL4_ADDR                                                                        (0x3710)
  #define RTL8389_SERDES_10_CONTROL4_REG_SEN_OFFSET                                                            (28)
  #define RTL8389_SERDES_10_CONTROL4_REG_SEN_MASK                                                              (0xF << RTL8389_SERDES_10_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_TXTESTEN_OFFSET                                                           (15)
  #define RTL8389_SERDES_10_CONTROL4_TXTESTEN_MASK                                                             (0x1 << RTL8389_SERDES_10_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_REG_STST_SER_OFFSET                                                       (14)
  #define RTL8389_SERDES_10_CONTROL4_REG_STST_SER_MASK                                                         (0x1 << RTL8389_SERDES_10_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_VCM_OFFSET                                                         (13)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_VCM_MASK                                                           (0x1 << RTL8389_SERDES_10_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_AMP_OFFSET                                                         (10)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_AMP_MASK                                                           (0x7 << RTL8389_SERDES_10_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_NSQDLY_OFFSET                                                      (9)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_NSQDLY_MASK                                                        (0x1 << RTL8389_SERDES_10_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                   (8)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                     (0x1 << RTL8389_SERDES_10_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_AFEPD_OFFSET                                                       (7)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_AFEPD_MASK                                                         (0x1 << RTL8389_SERDES_10_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_TESTEN_OFFSET                                                      (6)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_TESTEN_MASK                                                        (0x1 << RTL8389_SERDES_10_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_SELFEN_OFFSET                                                      (5)
  #define RTL8389_SERDES_10_CONTROL4_REG_RX_SELFEN_MASK                                                        (0x1 << RTL8389_SERDES_10_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_10_CONTROL4_REG_REG_I_OFFSET                                                          (0)
  #define RTL8389_SERDES_10_CONTROL4_REG_REG_I_MASK                                                            (0x7 << RTL8389_SERDES_10_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_10_CONTROL5_ADDR                                                                        (0x3714)
  #define RTL8389_SERDES_10_CONTROL5_REG_ZTEST_OFFSET                                                          (22)
  #define RTL8389_SERDES_10_CONTROL5_REG_ZTEST_MASK                                                            (0x1 << RTL8389_SERDES_10_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_10_CONTROL5_REG_VCO_COARSE_OFFSET                                                     (16)
  #define RTL8389_SERDES_10_CONTROL5_REG_VCO_COARSE_MASK                                                       (0x3F << RTL8389_SERDES_10_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_10_CONTROL5_REG_VCM_SEL_OFFSET                                                        (13)
  #define RTL8389_SERDES_10_CONTROL5_REG_VCM_SEL_MASK                                                          (0x1 << RTL8389_SERDES_10_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL5_REG_V15_OFFSET                                                            (12)
  #define RTL8389_SERDES_10_CONTROL5_REG_V15_MASK                                                              (0x1 << RTL8389_SERDES_10_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_10_CONTROL5_REG_TX_VREFSEL_OFFSET                                                     (9)
  #define RTL8389_SERDES_10_CONTROL5_REG_TX_VREFSEL_MASK                                                       (0x7 << RTL8389_SERDES_10_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                     (6)
  #define RTL8389_SERDES_10_CONTROL5_REG_TX_AMP_CLK_MASK                                                       (0x7 << RTL8389_SERDES_10_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_10_CONTROL5_REG_TX_EMP_OFFSET                                                         (3)
  #define RTL8389_SERDES_10_CONTROL5_REG_TX_EMP_MASK                                                           (0x7 << RTL8389_SERDES_10_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_10_CONTROL5_REG_TX_AMP_OFFSET                                                         (0)
  #define RTL8389_SERDES_10_CONTROL5_REG_TX_AMP_MASK                                                           (0x7 << RTL8389_SERDES_10_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_10_CONTROL6_ADDR                                                                        (0x3718)
  #define RTL8389_SERDES_10_CONTROL6_REG_TXRX_OFFSET                                                           (23)
  #define RTL8389_SERDES_10_CONTROL6_REG_TXRX_MASK                                                             (0x7 << RTL8389_SERDES_10_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_10_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                   (22)
  #define RTL8389_SERDES_10_CONTROL6_REG_OOBS_FREQSEL_MASK                                                     (0x1 << RTL8389_SERDES_10_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                    (21)
  #define RTL8389_SERDES_10_CONTROL6_REG_OOBS_CALSEL_MASK                                                      (0x1 << RTL8389_SERDES_10_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                     (20)
  #define RTL8389_SERDES_10_CONTROL6_REG_OOBSCK_SEL_MASK                                                       (0x1 << RTL8389_SERDES_10_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_10_CONTROL6_REG_E5_1V_OFFSET                                                          (19)
  #define RTL8389_SERDES_10_CONTROL6_REG_E5_1V_MASK                                                            (0x1 << RTL8389_SERDES_10_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_10_CONTROL6_REG_E4_1V_OFFSET                                                          (18)
  #define RTL8389_SERDES_10_CONTROL6_REG_E4_1V_MASK                                                            (0x1 << RTL8389_SERDES_10_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_10_CONTROL6_REG_E3_1V_OFFSET                                                          (17)
  #define RTL8389_SERDES_10_CONTROL6_REG_E3_1V_MASK                                                            (0x1 << RTL8389_SERDES_10_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_10_CONTROL6_REG_E2_1V_OFFSET                                                          (16)
  #define RTL8389_SERDES_10_CONTROL6_REG_E2_1V_MASK                                                            (0x1 << RTL8389_SERDES_10_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_10_CONTROL6_REG_CKECK_TWICE_OFFSET                                                    (13)
  #define RTL8389_SERDES_10_CONTROL6_REG_CKECK_TWICE_MASK                                                      (0x1 << RTL8389_SERDES_10_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_10_CONTROL6_REG_DATA_VLD_OFFSET                                                       (12)
  #define RTL8389_SERDES_10_CONTROL6_REG_DATA_VLD_MASK                                                         (0x1 << RTL8389_SERDES_10_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_10_FIBER_CONTROL0_ADDR                                                                  (0x3720)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_T4_OFFSET                                                  (31)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_T4_MASK                                                    (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                       (30)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                       (29)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                          (28)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                            (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                          (27)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                            (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                      (26)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                        (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                      (25)
  #define RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                        (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                              (24)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                       (23)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                         (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                      (22)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                        (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                  (21)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_AN_COMPLETE_MASK                                                    (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_R_FAULT_OFFSET                                                      (20)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_R_FAULT_MASK                                                        (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                     (19)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                       (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                  (18)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_LINK_STATUS_MASK                                                    (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                (17)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_JABBER_DETECT_MASK                                                  (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                          (16)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                            (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_RST_OFFSET                                                      (15)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_RST_MASK                                                        (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_LPK_OFFSET                                                      (14)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_LPK_MASK                                                        (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                    (13)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_SPD_0_MASK                                                      (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                     (12)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_ANEN_MASK                                                       (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                    (11)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_PDOWN_MASK                                                      (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_ISO_OFFSET                                                      (10)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_ISO_MASK                                                        (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                  (9)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_RESTART_MASK                                                    (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                  (8)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                    (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                               (7)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_COLLISION_TEST_MASK                                                 (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                    (6)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_FIB_SPD_1_MASK                                                      (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                        (5)
  #define RTL8389_SERDES_10_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                          (0x1 << RTL8389_SERDES_10_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_10_FIBER_CONTROL1_ADDR                                                                  (0x3724)
  #define RTL8389_SERDES_10_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                   (0)
  #define RTL8389_SERDES_10_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                     (0xFFFFFFFF << RTL8389_SERDES_10_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_10_FIBER_CONTROL2_ADDR                                                                  (0x3728)
  #define RTL8389_SERDES_10_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                   (16)
  #define RTL8389_SERDES_10_FIBER_CONTROL2_RX_CFG_REG_MASK                                                     (0xFFFF << RTL8389_SERDES_10_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                   (0)
  #define RTL8389_SERDES_10_FIBER_CONTROL2_TX_CFG_REG_MASK                                                     (0xFFFF << RTL8389_SERDES_10_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_10_FIBER_CONTROL3_ADDR                                                                  (0x372C)
  #define RTL8389_SERDES_10_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                     (16)
  #define RTL8389_SERDES_10_FIBER_CONTROL3_MR_NP_TX_MASK                                                       (0xFFFF << RTL8389_SERDES_10_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                               (2)
  #define RTL8389_SERDES_10_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                 (0x1 << RTL8389_SERDES_10_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL3_RXPAGE_OFFSET                                                       (1)
  #define RTL8389_SERDES_10_FIBER_CONTROL3_RXPAGE_MASK                                                         (0x1 << RTL8389_SERDES_10_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_10_FIBER_CONTROL4_ADDR                                                                  (0x3730)
  #define RTL8389_SERDES_10_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                              (16)
  #define RTL8389_SERDES_10_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                (0xFFFF << RTL8389_SERDES_10_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_10_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                     (0)
  #define RTL8389_SERDES_10_FIBER_CONTROL4_MR_NP_RX_MASK                                                       (0xFFFF << RTL8389_SERDES_10_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_10_DIGITAL_CONTROL0_ADDR                                                                (0x3740)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                (31)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                  (0x1 << RTL8389_SERDES_10_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                 (30)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                   (0x1 << RTL8389_SERDES_10_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                 (28)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                   (0x3 << RTL8389_SERDES_10_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                 (26)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                   (0x3 << RTL8389_SERDES_10_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_CDET_OFFSET                                                       (24)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_CDET_MASK                                                         (0x3 << RTL8389_SERDES_10_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                              (20)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                (0xF << RTL8389_SERDES_10_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_ABILITY_OFFSET                                                    (16)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_ABILITY_MASK                                                      (0xF << RTL8389_SERDES_10_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                  (15)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                    (0x1 << RTL8389_SERDES_10_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                  (14)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                    (0x1 << RTL8389_SERDES_10_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                (13)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                  (0x1 << RTL8389_SERDES_10_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                     (8)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_CMA_RQ_MASK                                                       (0x1F << RTL8389_SERDES_10_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                              (7)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                (0x1 << RTL8389_SERDES_10_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                (6)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                  (0x1 << RTL8389_SERDES_10_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                               (5)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                 (0x1 << RTL8389_SERDES_10_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                             (4)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                               (0x1 << RTL8389_SERDES_10_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                               (2)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                 (0x3 << RTL8389_SERDES_10_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                    (0)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL0_FRC_IPG_MASK                                                      (0x3 << RTL8389_SERDES_10_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_10_DIGITAL_CONTROL1_ADDR                                                                (0x3744)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                   (24)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL1_APXT_TMP_MASK                                                     (0xFF << RTL8389_SERDES_10_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                (16)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                  (0xFF << RTL8389_SERDES_10_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_10_DIGITAL_CONTROL2_ADDR                                                                (0x3748)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                               (0)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_10_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_10_DIGITAL_CONTROL3_ADDR                                                                (0x374C)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                              (0)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                (0xFFFFFFFF << RTL8389_SERDES_10_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_10_DIGITAL_CONTROL4_ADDR                                                                (0x3750)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                               (0)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_10_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_10_DIGITAL_CONTROL5_ADDR                                                                (0x3754)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                              (0)
  #define RTL8389_SERDES_10_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                (0xFFFFFFFF << RTL8389_SERDES_10_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_10_STATUS0_ADDR                                                                         (0x3760)
  #define RTL8389_SERDES_10_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                   (16)
  #define RTL8389_SERDES_10_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                     (0xFFFF << RTL8389_SERDES_10_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_10_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                   (8)
  #define RTL8389_SERDES_10_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                     (0xFF << RTL8389_SERDES_10_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_10_STATUS0_SIG_OK_OFFSET                                                              (4)
  #define RTL8389_SERDES_10_STATUS0_SIG_OK_MASK                                                                (0x1 << RTL8389_SERDES_10_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_10_STATUS0_SYNC_OK_OFFSET                                                             (1)
  #define RTL8389_SERDES_10_STATUS0_SYNC_OK_MASK                                                               (0x1 << RTL8389_SERDES_10_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_10_STATUS0_LINK_OK_OFFSET                                                             (0)
  #define RTL8389_SERDES_10_STATUS0_LINK_OK_MASK                                                               (0x1 << RTL8389_SERDES_10_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_10_STATUS1_ADDR                                                                         (0x3764)
  #define RTL8389_SERDES_10_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                   (16)
  #define RTL8389_SERDES_10_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                     (0xFFFF << RTL8389_SERDES_10_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_10_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                   (8)
  #define RTL8389_SERDES_10_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                     (0xFF << RTL8389_SERDES_10_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_10_STATUS1_SYNC_OK_OFFSET                                                             (1)
  #define RTL8389_SERDES_10_STATUS1_SYNC_OK_MASK                                                               (0x1 << RTL8389_SERDES_10_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_10_STATUS1_LINK_OK_OFFSET                                                             (0)
  #define RTL8389_SERDES_10_STATUS1_LINK_OK_MASK                                                               (0x1 << RTL8389_SERDES_10_STATUS1_LINK_OK_OFFSET)

#define RTL8389_SERDES_11_CONTROL0_ADDR                                                                        (0x3780)
  #define RTL8389_SERDES_11_CONTROL0_REG_CDR_VCM_OFFSET                                                        (26)
  #define RTL8389_SERDES_11_CONTROL0_REG_CDR_VCM_MASK                                                          (0xF << RTL8389_SERDES_11_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_CDR_SR_OFFSET                                                         (24)
  #define RTL8389_SERDES_11_CONTROL0_REG_CDR_SR_MASK                                                           (0x3 << RTL8389_SERDES_11_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_CDR_C_OFFSET                                                          (22)
  #define RTL8389_SERDES_11_CONTROL0_REG_CDR_C_MASK                                                            (0x3 << RTL8389_SERDES_11_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_CDR_CP_OFFSET                                                         (19)
  #define RTL8389_SERDES_11_CONTROL0_REG_CDR_CP_MASK                                                           (0x7 << RTL8389_SERDES_11_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_CALIB_TIME_OFFSET                                                     (16)
  #define RTL8389_SERDES_11_CONTROL0_REG_CALIB_TIME_MASK                                                       (0x7 << RTL8389_SERDES_11_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_CLK_SEL_OFFSET                                                        (13)
  #define RTL8389_SERDES_11_CONTROL0_REG_CLK_SEL_MASK                                                          (0x1 << RTL8389_SERDES_11_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_CALIB_MANUAL_OFFSET                                                   (12)
  #define RTL8389_SERDES_11_CONTROL0_REG_CALIB_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_11_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_CALIB_LATE_OFFSET                                                     (11)
  #define RTL8389_SERDES_11_CONTROL0_REG_CALIB_LATE_MASK                                                       (0x1 << RTL8389_SERDES_11_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_BPD_GAIN_OFFSET                                                       (10)
  #define RTL8389_SERDES_11_CONTROL0_REG_BPD_GAIN_MASK                                                         (0x1 << RTL8389_SERDES_11_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_AUTO_MODE_OFFSET                                                      (9)
  #define RTL8389_SERDES_11_CONTROL0_REG_AUTO_MODE_MASK                                                        (0x1 << RTL8389_SERDES_11_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_ADP_TIME_OFFSET                                                       (6)
  #define RTL8389_SERDES_11_CONTROL0_REG_ADP_TIME_MASK                                                         (0x7 << RTL8389_SERDES_11_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                     (5)
  #define RTL8389_SERDES_11_CONTROL0_REG_ADP_EQ_OFF_MASK                                                       (0x1 << RTL8389_SERDES_11_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                                  (4)
  #define RTL8389_SERDES_11_CONTROL0_REG_ADP_EN_MANUAL_MASK                                                    (0x1 << RTL8389_SERDES_11_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_RX_EN_OFFSET                                                              (3)
  #define RTL8389_SERDES_11_CONTROL0_RX_EN_MASK                                                                (0x1 << RTL8389_SERDES_11_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_PDOWN_OFFSET                                                          (2)
  #define RTL8389_SERDES_11_CONTROL0_REG_PDOWN_MASK                                                            (0x1 << RTL8389_SERDES_11_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_POW_PCIX_OFFSET                                                       (1)
  #define RTL8389_SERDES_11_CONTROL0_REG_POW_PCIX_MASK                                                         (0x1 << RTL8389_SERDES_11_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_SERDES_11_CONTROL0_REG_TX_EN_OFFSET                                                          (0)
  #define RTL8389_SERDES_11_CONTROL0_REG_TX_EN_MASK                                                            (0x1 << RTL8389_SERDES_11_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_SERDES_11_CONTROL1_ADDR                                                                        (0x3784)
  #define RTL8389_SERDES_11_CONTROL1_REG_COUNT_SEL_OFFSET                                                      (29)
  #define RTL8389_SERDES_11_CONTROL1_REG_COUNT_SEL_MASK                                                        (0x1 << RTL8389_SERDES_11_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_VCO_REG_OFFSET                                                        (24)
  #define RTL8389_SERDES_11_CONTROL1_REG_VCO_REG_MASK                                                          (0x1 << RTL8389_SERDES_11_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CCO_OFFSET                                                            (23)
  #define RTL8389_SERDES_11_CONTROL1_REG_CCO_MASK                                                              (0x1 << RTL8389_SERDES_11_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_OOBS_G_OFFSET                                                         (22)
  #define RTL8389_SERDES_11_CONTROL1_REG_OOBS_G_MASK                                                           (0x1 << RTL8389_SERDES_11_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CPOP_OFFSET                                                           (21)
  #define RTL8389_SERDES_11_CONTROL1_REG_CPOP_MASK                                                             (0x1 << RTL8389_SERDES_11_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CP4OP_OFFSET                                                          (20)
  #define RTL8389_SERDES_11_CONTROL1_REG_CP4OP_MASK                                                            (0x1 << RTL8389_SERDES_11_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                                    (16)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_VCO_SEL_MASK                                                      (0x7 << RTL8389_SERDES_11_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                                  (13)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                                    (0x3 << RTL8389_SERDES_11_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_SR_OFFSET                                                         (11)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_SR_MASK                                                           (0x3 << RTL8389_SERDES_11_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_SELF_OFFSET                                                       (10)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_SELF_MASK                                                         (0x1 << RTL8389_SERDES_11_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_SC2_OFFSET                                                        (8)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_SC2_MASK                                                          (0x3 << RTL8389_SERDES_11_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_SC1_OFFSET                                                        (6)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_SC1_MASK                                                          (0x3 << RTL8389_SERDES_11_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                     (3)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_CP_SEL_MASK                                                       (0x7 << RTL8389_SERDES_11_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                     (1)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMU_CLKRDY_MASK                                                       (0x3 << RTL8389_SERDES_11_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMUEN_OFFSET                                                          (0)
  #define RTL8389_SERDES_11_CONTROL1_REG_CMUEN_MASK                                                            (0x1 << RTL8389_SERDES_11_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_SERDES_11_CONTROL2_ADDR                                                                        (0x3788)
  #define RTL8389_SERDES_11_CONTROL2_REG_IBXSEL_OFFSET                                                         (29)
  #define RTL8389_SERDES_11_CONTROL2_REG_IBXSEL_MASK                                                           (0x3 << RTL8389_SERDES_11_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_IBSEL_OFFSET                                                          (27)
  #define RTL8389_SERDES_11_CONTROL2_REG_IBSEL_MASK                                                            (0x3 << RTL8389_SERDES_11_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_IBOOST_OFFSET                                                         (25)
  #define RTL8389_SERDES_11_CONTROL2_REG_IBOOST_MASK                                                           (0x1 << RTL8389_SERDES_11_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_H_KVCO_OFFSET                                                         (24)
  #define RTL8389_SERDES_11_CONTROL2_REG_H_KVCO_MASK                                                           (0x1 << RTL8389_SERDES_11_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_FREF_SEL_OFFSET                                                       (23)
  #define RTL8389_SERDES_11_CONTROL2_REG_FREF_SEL_MASK                                                         (0x1 << RTL8389_SERDES_11_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_FORCERUN_OFFSET                                                       (22)
  #define RTL8389_SERDES_11_CONTROL2_REG_FORCERUN_MASK                                                         (0x1 << RTL8389_SERDES_11_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_FORCECAL_OFFSET                                                       (21)
  #define RTL8389_SERDES_11_CONTROL2_REG_FORCECAL_MASK                                                         (0x1 << RTL8389_SERDES_11_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_SC_OFFSET                                                          (16)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_SC_MASK                                                            (0x3 << RTL8389_SERDES_11_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_GAIN_OFFSET                                                        (15)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_GAIN_MASK                                                          (0x1 << RTL8389_SERDES_11_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_CP_OFFSET                                                          (12)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_CP_MASK                                                            (0x7 << RTL8389_SERDES_11_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                                  (9)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_BOOST_INIT_MASK                                                    (0x7 << RTL8389_SERDES_11_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_VCM_OFFSET                                                         (5)
  #define RTL8389_SERDES_11_CONTROL2_REG_EQ_VCM_MASK                                                           (0xF << RTL8389_SERDES_11_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_EMPHAS_EN_OFFSET                                                      (4)
  #define RTL8389_SERDES_11_CONTROL2_REG_EMPHAS_EN_MASK                                                        (0x1 << RTL8389_SERDES_11_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                                   (3)
  #define RTL8389_SERDES_11_CONTROL2_REG_CP_EN_MANUAL_MASK                                                     (0x1 << RTL8389_SERDES_11_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_SERDES_11_CONTROL3_ADDR                                                                        (0x378C)
  #define RTL8389_SERDES_11_CONTROL3_REG_REGTUNE_OFFSET                                                        (30)
  #define RTL8389_SERDES_11_CONTROL3_REG_REGTUNE_MASK                                                          (0x3 << RTL8389_SERDES_11_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_SERDES_11_CONTROL3_REG_RANGE_SEL_OFFSET                                                      (29)
  #define RTL8389_SERDES_11_CONTROL3_REG_RANGE_SEL_MASK                                                        (0x1 << RTL8389_SERDES_11_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                                 (0)
  #define RTL8389_SERDES_11_CONTROL3_REG_ICP_LOW_JITTER_MASK                                                   (0x7 << RTL8389_SERDES_11_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_SERDES_11_CONTROL4_ADDR                                                                        (0x3790)
  #define RTL8389_SERDES_11_CONTROL4_REG_SEN_OFFSET                                                            (28)
  #define RTL8389_SERDES_11_CONTROL4_REG_SEN_MASK                                                              (0xF << RTL8389_SERDES_11_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_TXTESTEN_OFFSET                                                           (15)
  #define RTL8389_SERDES_11_CONTROL4_TXTESTEN_MASK                                                             (0x1 << RTL8389_SERDES_11_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_REG_STST_SER_OFFSET                                                       (14)
  #define RTL8389_SERDES_11_CONTROL4_REG_STST_SER_MASK                                                         (0x1 << RTL8389_SERDES_11_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_VCM_OFFSET                                                         (13)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_VCM_MASK                                                           (0x1 << RTL8389_SERDES_11_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_AMP_OFFSET                                                         (10)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_AMP_MASK                                                           (0x7 << RTL8389_SERDES_11_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_NSQDLY_OFFSET                                                      (9)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_NSQDLY_MASK                                                        (0x1 << RTL8389_SERDES_11_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                                   (8)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                     (0x1 << RTL8389_SERDES_11_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_AFEPD_OFFSET                                                       (7)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_AFEPD_MASK                                                         (0x1 << RTL8389_SERDES_11_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_TESTEN_OFFSET                                                      (6)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_TESTEN_MASK                                                        (0x1 << RTL8389_SERDES_11_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_SELFEN_OFFSET                                                      (5)
  #define RTL8389_SERDES_11_CONTROL4_REG_RX_SELFEN_MASK                                                        (0x1 << RTL8389_SERDES_11_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_SERDES_11_CONTROL4_REG_REG_I_OFFSET                                                          (0)
  #define RTL8389_SERDES_11_CONTROL4_REG_REG_I_MASK                                                            (0x7 << RTL8389_SERDES_11_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_SERDES_11_CONTROL5_ADDR                                                                        (0x3794)
  #define RTL8389_SERDES_11_CONTROL5_REG_ZTEST_OFFSET                                                          (22)
  #define RTL8389_SERDES_11_CONTROL5_REG_ZTEST_MASK                                                            (0x1 << RTL8389_SERDES_11_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_SERDES_11_CONTROL5_REG_VCO_COARSE_OFFSET                                                     (16)
  #define RTL8389_SERDES_11_CONTROL5_REG_VCO_COARSE_MASK                                                       (0x3F << RTL8389_SERDES_11_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_SERDES_11_CONTROL5_REG_VCM_SEL_OFFSET                                                        (13)
  #define RTL8389_SERDES_11_CONTROL5_REG_VCM_SEL_MASK                                                          (0x1 << RTL8389_SERDES_11_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL5_REG_V15_OFFSET                                                            (12)
  #define RTL8389_SERDES_11_CONTROL5_REG_V15_MASK                                                              (0x1 << RTL8389_SERDES_11_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_SERDES_11_CONTROL5_REG_TX_VREFSEL_OFFSET                                                     (9)
  #define RTL8389_SERDES_11_CONTROL5_REG_TX_VREFSEL_MASK                                                       (0x7 << RTL8389_SERDES_11_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                     (6)
  #define RTL8389_SERDES_11_CONTROL5_REG_TX_AMP_CLK_MASK                                                       (0x7 << RTL8389_SERDES_11_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_SERDES_11_CONTROL5_REG_TX_EMP_OFFSET                                                         (3)
  #define RTL8389_SERDES_11_CONTROL5_REG_TX_EMP_MASK                                                           (0x7 << RTL8389_SERDES_11_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_SERDES_11_CONTROL5_REG_TX_AMP_OFFSET                                                         (0)
  #define RTL8389_SERDES_11_CONTROL5_REG_TX_AMP_MASK                                                           (0x7 << RTL8389_SERDES_11_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_SERDES_11_CONTROL6_ADDR                                                                        (0x3798)
  #define RTL8389_SERDES_11_CONTROL6_REG_TXRX_OFFSET                                                           (23)
  #define RTL8389_SERDES_11_CONTROL6_REG_TXRX_MASK                                                             (0x7 << RTL8389_SERDES_11_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_SERDES_11_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                                   (22)
  #define RTL8389_SERDES_11_CONTROL6_REG_OOBS_FREQSEL_MASK                                                     (0x1 << RTL8389_SERDES_11_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL6_REG_OOBS_CALSEL_OFFSET                                                    (21)
  #define RTL8389_SERDES_11_CONTROL6_REG_OOBS_CALSEL_MASK                                                      (0x1 << RTL8389_SERDES_11_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                     (20)
  #define RTL8389_SERDES_11_CONTROL6_REG_OOBSCK_SEL_MASK                                                       (0x1 << RTL8389_SERDES_11_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_SERDES_11_CONTROL6_REG_E5_1V_OFFSET                                                          (19)
  #define RTL8389_SERDES_11_CONTROL6_REG_E5_1V_MASK                                                            (0x1 << RTL8389_SERDES_11_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_SERDES_11_CONTROL6_REG_E4_1V_OFFSET                                                          (18)
  #define RTL8389_SERDES_11_CONTROL6_REG_E4_1V_MASK                                                            (0x1 << RTL8389_SERDES_11_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_SERDES_11_CONTROL6_REG_E3_1V_OFFSET                                                          (17)
  #define RTL8389_SERDES_11_CONTROL6_REG_E3_1V_MASK                                                            (0x1 << RTL8389_SERDES_11_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_SERDES_11_CONTROL6_REG_E2_1V_OFFSET                                                          (16)
  #define RTL8389_SERDES_11_CONTROL6_REG_E2_1V_MASK                                                            (0x1 << RTL8389_SERDES_11_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_SERDES_11_CONTROL6_REG_CKECK_TWICE_OFFSET                                                    (13)
  #define RTL8389_SERDES_11_CONTROL6_REG_CKECK_TWICE_MASK                                                      (0x1 << RTL8389_SERDES_11_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_SERDES_11_CONTROL6_REG_DATA_VLD_OFFSET                                                       (12)
  #define RTL8389_SERDES_11_CONTROL6_REG_DATA_VLD_MASK                                                         (0x1 << RTL8389_SERDES_11_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_SERDES_11_FIBER_CONTROL0_ADDR                                                                  (0x37A0)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_T4_OFFSET                                                  (31)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_T4_MASK                                                    (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                       (30)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                       (29)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                         (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                          (28)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                            (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                          (27)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                            (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                      (26)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                        (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                      (25)
  #define RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                        (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                              (24)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                                (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                       (23)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                         (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                      (22)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                        (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                                  (21)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_AN_COMPLETE_MASK                                                    (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_R_FAULT_OFFSET                                                      (20)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_R_FAULT_MASK                                                        (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                     (19)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                       (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_LINK_STATUS_OFFSET                                                  (18)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_LINK_STATUS_MASK                                                    (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                                (17)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_JABBER_DETECT_MASK                                                  (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                          (16)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                            (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_RST_OFFSET                                                      (15)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_RST_MASK                                                        (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_LPK_OFFSET                                                      (14)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_LPK_MASK                                                        (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                                    (13)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_SPD_0_MASK                                                      (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                     (12)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_ANEN_MASK                                                       (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                                    (11)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_PDOWN_MASK                                                      (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_ISO_OFFSET                                                      (10)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_ISO_MASK                                                        (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_RESTART_OFFSET                                                  (9)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_RESTART_MASK                                                    (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                                  (8)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_DUPLEX_MODE_MASK                                                    (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                               (7)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_COLLISION_TEST_MASK                                                 (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                                    (6)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_FIB_SPD_1_MASK                                                      (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                        (5)
  #define RTL8389_SERDES_11_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                          (0x1 << RTL8389_SERDES_11_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_SERDES_11_FIBER_CONTROL1_ADDR                                                                  (0x37A4)
  #define RTL8389_SERDES_11_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                                   (0)
  #define RTL8389_SERDES_11_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                     (0xFFFFFFFF << RTL8389_SERDES_11_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_SERDES_11_FIBER_CONTROL2_ADDR                                                                  (0x37A8)
  #define RTL8389_SERDES_11_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                                   (16)
  #define RTL8389_SERDES_11_FIBER_CONTROL2_RX_CFG_REG_MASK                                                     (0xFFFF << RTL8389_SERDES_11_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                                   (0)
  #define RTL8389_SERDES_11_FIBER_CONTROL2_TX_CFG_REG_MASK                                                     (0xFFFF << RTL8389_SERDES_11_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_SERDES_11_FIBER_CONTROL3_ADDR                                                                  (0x37AC)
  #define RTL8389_SERDES_11_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                     (16)
  #define RTL8389_SERDES_11_FIBER_CONTROL3_MR_NP_TX_MASK                                                       (0xFFFF << RTL8389_SERDES_11_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                               (2)
  #define RTL8389_SERDES_11_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                                 (0x1 << RTL8389_SERDES_11_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL3_RXPAGE_OFFSET                                                       (1)
  #define RTL8389_SERDES_11_FIBER_CONTROL3_RXPAGE_MASK                                                         (0x1 << RTL8389_SERDES_11_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_SERDES_11_FIBER_CONTROL4_ADDR                                                                  (0x37B0)
  #define RTL8389_SERDES_11_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                              (16)
  #define RTL8389_SERDES_11_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                                (0xFFFF << RTL8389_SERDES_11_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_SERDES_11_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                     (0)
  #define RTL8389_SERDES_11_FIBER_CONTROL4_MR_NP_RX_MASK                                                       (0xFFFF << RTL8389_SERDES_11_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_SERDES_11_DIGITAL_CONTROL0_ADDR                                                                (0x37C0)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                                (31)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                                  (0x1 << RTL8389_SERDES_11_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                                 (30)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                                   (0x1 << RTL8389_SERDES_11_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                                 (28)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                                   (0x3 << RTL8389_SERDES_11_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                                 (26)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                                   (0x3 << RTL8389_SERDES_11_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_CDET_OFFSET                                                       (24)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_CDET_MASK                                                         (0x3 << RTL8389_SERDES_11_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                              (20)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                                (0xF << RTL8389_SERDES_11_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_ABILITY_OFFSET                                                    (16)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_ABILITY_MASK                                                      (0xF << RTL8389_SERDES_11_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                                  (15)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                                    (0x1 << RTL8389_SERDES_11_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                                  (14)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_BYP_8B10B_MASK                                                    (0x1 << RTL8389_SERDES_11_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                                (13)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                                  (0x1 << RTL8389_SERDES_11_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                     (8)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_CMA_RQ_MASK                                                       (0x1F << RTL8389_SERDES_11_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                              (7)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                                (0x1 << RTL8389_SERDES_11_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                                (6)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                                  (0x1 << RTL8389_SERDES_11_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                               (5)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                                 (0x1 << RTL8389_SERDES_11_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                             (4)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                               (0x1 << RTL8389_SERDES_11_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                               (2)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                                 (0x3 << RTL8389_SERDES_11_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                                    (0)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL0_FRC_IPG_MASK                                                      (0x3 << RTL8389_SERDES_11_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_SERDES_11_DIGITAL_CONTROL1_ADDR                                                                (0x37C4)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                                   (24)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL1_APXT_TMP_MASK                                                     (0xFF << RTL8389_SERDES_11_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                                (16)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                                  (0xFF << RTL8389_SERDES_11_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_SERDES_11_DIGITAL_CONTROL2_ADDR                                                                (0x37C8)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                               (0)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_11_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_SERDES_11_DIGITAL_CONTROL3_ADDR                                                                (0x37CC)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                              (0)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                                (0xFFFFFFFF << RTL8389_SERDES_11_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_SERDES_11_DIGITAL_CONTROL4_ADDR                                                                (0x37D0)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                               (0)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                                 (0xFFFFFFFF << RTL8389_SERDES_11_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_SERDES_11_DIGITAL_CONTROL5_ADDR                                                                (0x37D4)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                              (0)
  #define RTL8389_SERDES_11_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                                (0xFFFFFFFF << RTL8389_SERDES_11_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_SERDES_11_STATUS0_ADDR                                                                         (0x37E0)
  #define RTL8389_SERDES_11_STATUS0_SYMBERR_CNT_S0_C0_OFFSET                                                   (16)
  #define RTL8389_SERDES_11_STATUS0_SYMBERR_CNT_S0_C0_MASK                                                     (0xFFFF << RTL8389_SERDES_11_STATUS0_SYMBERR_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_11_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET                                                   (8)
  #define RTL8389_SERDES_11_STATUS0_LNKDOWN_CNT_S0_C0_MASK                                                     (0xFF << RTL8389_SERDES_11_STATUS0_LNKDOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_SERDES_11_STATUS0_SIG_OK_OFFSET                                                              (4)
  #define RTL8389_SERDES_11_STATUS0_SIG_OK_MASK                                                                (0x1 << RTL8389_SERDES_11_STATUS0_SIG_OK_OFFSET)
  #define RTL8389_SERDES_11_STATUS0_SYNC_OK_OFFSET                                                             (1)
  #define RTL8389_SERDES_11_STATUS0_SYNC_OK_MASK                                                               (0x1 << RTL8389_SERDES_11_STATUS0_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_11_STATUS0_LINK_OK_OFFSET                                                             (0)
  #define RTL8389_SERDES_11_STATUS0_LINK_OK_MASK                                                               (0x1 << RTL8389_SERDES_11_STATUS0_LINK_OK_OFFSET)

#define RTL8389_SERDES_11_STATUS1_ADDR                                                                         (0x37E4)
  #define RTL8389_SERDES_11_STATUS1_SYMBERR_CNT_S0_C1_OFFSET                                                   (16)
  #define RTL8389_SERDES_11_STATUS1_SYMBERR_CNT_S0_C1_MASK                                                     (0xFFFF << RTL8389_SERDES_11_STATUS1_SYMBERR_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_11_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET                                                   (8)
  #define RTL8389_SERDES_11_STATUS1_LNKDOWN_CNT_S0_C1_MASK                                                     (0xFF << RTL8389_SERDES_11_STATUS1_LNKDOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_SERDES_11_STATUS1_SYNC_OK_OFFSET                                                             (1)
  #define RTL8389_SERDES_11_STATUS1_SYNC_OK_MASK                                                               (0x1 << RTL8389_SERDES_11_STATUS1_SYNC_OK_OFFSET)
  #define RTL8389_SERDES_11_STATUS1_LINK_OK_OFFSET                                                             (0)
  #define RTL8389_SERDES_11_STATUS1_LINK_OK_MASK                                                               (0x1 << RTL8389_SERDES_11_STATUS1_LINK_OK_OFFSET)

#define RTL8389_INTRA_SERDES_0_CONTROL0_ADDR                                                                   (0x3800)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_VCM_OFFSET                                                   (26)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_VCM_MASK                                                     (0xF << RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_SR_OFFSET                                                    (24)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_SR_MASK                                                      (0x3 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_C_OFFSET                                                     (22)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_C_MASK                                                       (0x3 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_CP_OFFSET                                                    (19)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_CP_MASK                                                      (0x7 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CALIB_TIME_OFFSET                                                (16)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CALIB_TIME_MASK                                                  (0x7 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CLK_SEL_OFFSET                                                   (13)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CLK_SEL_MASK                                                     (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CALIB_MANUAL_OFFSET                                              (12)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CALIB_MANUAL_MASK                                                (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CALIB_LATE_OFFSET                                                (11)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_CALIB_LATE_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_BPD_GAIN_OFFSET                                                  (10)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_BPD_GAIN_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_AUTO_MODE_OFFSET                                                 (9)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_AUTO_MODE_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_ADP_TIME_OFFSET                                                  (6)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_ADP_TIME_MASK                                                    (0x7 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                (5)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_ADP_EQ_OFF_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                             (4)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_ADP_EN_MANUAL_MASK                                               (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_RX_EN_OFFSET                                                         (3)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_RX_EN_MASK                                                           (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_PDOWN_OFFSET                                                     (2)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_PDOWN_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_POW_PCIX_OFFSET                                                  (1)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_POW_PCIX_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_TX_EN_OFFSET                                                     (0)
  #define RTL8389_INTRA_SERDES_0_CONTROL0_REG_TX_EN_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_0_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_INTRA_SERDES_0_CONTROL1_ADDR                                                                   (0x3804)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_COUNT_SEL_OFFSET                                                 (29)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_COUNT_SEL_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_VCO_REG_OFFSET                                                   (24)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_VCO_REG_MASK                                                     (0x1 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CCO_OFFSET                                                       (23)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CCO_MASK                                                         (0x1 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_OOBS_G_OFFSET                                                    (22)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_OOBS_G_MASK                                                      (0x1 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CPOP_OFFSET                                                      (21)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CPOP_MASK                                                        (0x1 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CP4OP_OFFSET                                                     (20)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CP4OP_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                               (16)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_VCO_SEL_MASK                                                 (0x7 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                             (13)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                               (0x3 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SR_OFFSET                                                    (11)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SR_MASK                                                      (0x3 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SELF_OFFSET                                                  (10)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SELF_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SC2_OFFSET                                                   (8)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SC2_MASK                                                     (0x3 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SC1_OFFSET                                                   (6)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SC1_MASK                                                     (0x3 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                (3)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_CP_SEL_MASK                                                  (0x7 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                (1)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_CLKRDY_MASK                                                  (0x3 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMUEN_OFFSET                                                     (0)
  #define RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMUEN_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_0_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_INTRA_SERDES_0_CONTROL2_ADDR                                                                   (0x3808)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_IBXSEL_OFFSET                                                    (29)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_IBXSEL_MASK                                                      (0x3 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_IBSEL_OFFSET                                                     (27)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_IBSEL_MASK                                                       (0x3 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_IBOOST_OFFSET                                                    (25)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_IBOOST_MASK                                                      (0x1 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_H_KVCO_OFFSET                                                    (24)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_H_KVCO_MASK                                                      (0x1 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_FREF_SEL_OFFSET                                                  (23)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_FREF_SEL_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_FORCERUN_OFFSET                                                  (22)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_FORCERUN_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_FORCECAL_OFFSET                                                  (21)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_FORCECAL_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_SC_OFFSET                                                     (16)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_SC_MASK                                                       (0x3 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_GAIN_OFFSET                                                   (15)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_GAIN_MASK                                                     (0x1 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_CP_OFFSET                                                     (12)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_CP_MASK                                                       (0x7 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                             (9)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_BOOST_INIT_MASK                                               (0x7 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_VCM_OFFSET                                                    (5)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_VCM_MASK                                                      (0xF << RTL8389_INTRA_SERDES_0_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EMPHAS_EN_OFFSET                                                 (4)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_EMPHAS_EN_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                              (3)
  #define RTL8389_INTRA_SERDES_0_CONTROL2_REG_CP_EN_MANUAL_MASK                                                (0x1 << RTL8389_INTRA_SERDES_0_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_INTRA_SERDES_0_CONTROL3_ADDR                                                                   (0x380C)
  #define RTL8389_INTRA_SERDES_0_CONTROL3_REG_REGTUNE_OFFSET                                                   (30)
  #define RTL8389_INTRA_SERDES_0_CONTROL3_REG_REGTUNE_MASK                                                     (0x3 << RTL8389_INTRA_SERDES_0_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL3_REG_RANGE_SEL_OFFSET                                                 (29)
  #define RTL8389_INTRA_SERDES_0_CONTROL3_REG_RANGE_SEL_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                            (0)
  #define RTL8389_INTRA_SERDES_0_CONTROL3_REG_ICP_LOW_JITTER_MASK                                              (0x7 << RTL8389_INTRA_SERDES_0_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_INTRA_SERDES_0_CONTROL4_ADDR                                                                   (0x3810)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_SEN_OFFSET                                                       (28)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_SEN_MASK                                                         (0xF << RTL8389_INTRA_SERDES_0_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_TXTESTEN_OFFSET                                                      (15)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_TXTESTEN_MASK                                                        (0x1 << RTL8389_INTRA_SERDES_0_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_STST_SER_OFFSET                                                  (14)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_STST_SER_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_VCM_OFFSET                                                    (13)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_VCM_MASK                                                      (0x1 << RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_AMP_OFFSET                                                    (10)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_AMP_MASK                                                      (0x7 << RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_NSQDLY_OFFSET                                                 (9)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_NSQDLY_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                              (8)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                (0x1 << RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_AFEPD_OFFSET                                                  (7)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_AFEPD_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_TESTEN_OFFSET                                                 (6)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_TESTEN_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_SELFEN_OFFSET                                                 (5)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_SELFEN_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_REG_I_OFFSET                                                     (0)
  #define RTL8389_INTRA_SERDES_0_CONTROL4_REG_REG_I_MASK                                                       (0x7 << RTL8389_INTRA_SERDES_0_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_INTRA_SERDES_0_CONTROL5_ADDR                                                                   (0x3814)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_ZTEST_OFFSET                                                     (22)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_ZTEST_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_0_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_VCO_COARSE_OFFSET                                                (16)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_VCO_COARSE_MASK                                                  (0x3F << RTL8389_INTRA_SERDES_0_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_VCM_SEL_OFFSET                                                   (13)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_VCM_SEL_MASK                                                     (0x1 << RTL8389_INTRA_SERDES_0_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_V15_OFFSET                                                       (12)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_V15_MASK                                                         (0x1 << RTL8389_INTRA_SERDES_0_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_VREFSEL_OFFSET                                                (9)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_VREFSEL_MASK                                                  (0x7 << RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                (6)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_AMP_CLK_MASK                                                  (0x7 << RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_EMP_OFFSET                                                    (3)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_EMP_MASK                                                      (0x7 << RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_AMP_OFFSET                                                    (0)
  #define RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_AMP_MASK                                                      (0x7 << RTL8389_INTRA_SERDES_0_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_INTRA_SERDES_0_CONTROL6_ADDR                                                                   (0x3818)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_TXRX_OFFSET                                                      (23)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_TXRX_MASK                                                        (0x7 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                              (22)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_OOBS_FREQSEL_MASK                                                (0x1 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_OOBS_CALSEL_OFFSET                                               (21)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_OOBS_CALSEL_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                (20)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_OOBSCK_SEL_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_E5_1V_OFFSET                                                     (19)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_E5_1V_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_E4_1V_OFFSET                                                     (18)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_E4_1V_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_E3_1V_OFFSET                                                     (17)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_E3_1V_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_E2_1V_OFFSET                                                     (16)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_E2_1V_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_CKECK_TWICE_OFFSET                                               (13)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_CKECK_TWICE_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_DATA_VLD_OFFSET                                                  (12)
  #define RTL8389_INTRA_SERDES_0_CONTROL6_REG_DATA_VLD_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_ADDR                                                             (0x3820)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_T4_OFFSET                                             (31)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_T4_MASK                                               (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                  (30)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                    (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                  (29)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                    (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                     (28)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                       (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                     (27)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                       (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                 (26)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                   (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                 (25)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                   (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                         (24)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                           (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                  (23)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                    (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                 (22)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                   (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                             (21)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_AN_COMPLETE_MASK                                               (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_R_FAULT_OFFSET                                                 (20)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_R_FAULT_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                (19)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                  (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_LINK_STATUS_OFFSET                                             (18)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_LINK_STATUS_MASK                                               (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                           (17)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_JABBER_DETECT_MASK                                             (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                     (16)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                       (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_RST_OFFSET                                                 (15)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_RST_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_LPK_OFFSET                                                 (14)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_LPK_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                               (13)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_SPD_0_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                (12)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_ANEN_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                               (11)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_PDOWN_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_ISO_OFFSET                                                 (10)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_ISO_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_RESTART_OFFSET                                             (9)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_RESTART_MASK                                               (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                             (8)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_DUPLEX_MODE_MASK                                               (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                          (7)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_COLLISION_TEST_MASK                                            (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                               (6)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_SPD_1_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                   (5)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                     (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_INTRA_SERDES_0_FIBER_CONTROL1_ADDR                                                             (0x3824)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                              (0)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                (0xFFFFFFFF << RTL8389_INTRA_SERDES_0_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_INTRA_SERDES_0_FIBER_CONTROL2_ADDR                                                             (0x3828)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                              (16)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL2_RX_CFG_REG_MASK                                                (0xFFFF << RTL8389_INTRA_SERDES_0_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                              (0)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL2_TX_CFG_REG_MASK                                                (0xFFFF << RTL8389_INTRA_SERDES_0_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_ADDR                                                             (0x382C)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                (16)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_MR_NP_TX_MASK                                                  (0xFFFF << RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                          (2)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                            (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_RXPAGE_OFFSET                                                  (1)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_RXPAGE_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_0_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_INTRA_SERDES_0_FIBER_CONTROL4_ADDR                                                             (0x3830)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                         (16)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                           (0xFFFF << RTL8389_INTRA_SERDES_0_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                (0)
  #define RTL8389_INTRA_SERDES_0_FIBER_CONTROL4_MR_NP_RX_MASK                                                  (0xFFFF << RTL8389_INTRA_SERDES_0_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_ADDR                                                           (0x3840)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                           (31)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                             (0x1 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                            (30)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                              (0x1 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                            (28)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                              (0x3 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                            (26)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                              (0x3 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_CDET_OFFSET                                                  (24)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_CDET_MASK                                                    (0x3 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                         (20)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                           (0xF << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_ABILITY_OFFSET                                               (16)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_ABILITY_MASK                                                 (0xF << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                             (15)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                               (0x1 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                             (14)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_BYP_8B10B_MASK                                               (0x1 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                           (13)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                             (0x1 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                (8)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_CMA_RQ_MASK                                                  (0x1F << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                         (7)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                           (0x1 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                           (6)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                             (0x1 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                          (5)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                            (0x1 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                        (4)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                          (0x1 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                          (2)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                            (0x3 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                               (0)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_FRC_IPG_MASK                                                 (0x3 << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL1_ADDR                                                           (0x3844)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                              (24)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL1_APXT_TMP_MASK                                                (0xFF << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                           (16)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                             (0xFF << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL2_ADDR                                                           (0x3848)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                          (0)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                            (0xFFFFFFFF << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL3_ADDR                                                           (0x384C)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                         (0)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                           (0xFFFFFFFF << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL4_ADDR                                                           (0x3850)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                          (0)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                            (0xFFFFFFFF << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL5_ADDR                                                           (0x3854)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                         (0)
  #define RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                           (0xFFFFFFFF << RTL8389_INTRA_SERDES_0_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_INTRA_SERDES_0_STATUS0_ADDR                                                                    (0x3860)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_SYMBOL_ERR_CNT_S0_C0_OFFSET                                     (16)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_SYMBOL_ERR_CNT_S0_C0_MASK                                       (0xFFFF << RTL8389_INTRA_SERDES_0_STATUS0_INTRA_SYMBOL_ERR_CNT_S0_C0_OFFSET)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_LINK_DOWN_CNT_S0_C0_OFFSET                                      (8)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_LINK_DOWN_CNT_S0_C0_MASK                                        (0xFF << RTL8389_INTRA_SERDES_0_STATUS0_INTRA_LINK_DOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_SIG_OK_S0_OFFSET                                                (4)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_SIG_OK_S0_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_0_STATUS0_INTRA_SIG_OK_S0_OFFSET)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_SYNC_OK_S0_C0_OFFSET                                            (1)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_SYNC_OK_S0_C0_MASK                                              (0x1 << RTL8389_INTRA_SERDES_0_STATUS0_INTRA_SYNC_OK_S0_C0_OFFSET)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_LINK_STA_S0_C0_OFFSET                                           (0)
  #define RTL8389_INTRA_SERDES_0_STATUS0_INTRA_LINK_STA_S0_C0_MASK                                             (0x1 << RTL8389_INTRA_SERDES_0_STATUS0_INTRA_LINK_STA_S0_C0_OFFSET)

#define RTL8389_INTRA_SERDES_0_STATUS1_ADDR                                                                    (0x3864)
  #define RTL8389_INTRA_SERDES_0_STATUS1_INTRA_SYMBOL_ERR_CNT_S0_C0_OFFSET                                     (16)
  #define RTL8389_INTRA_SERDES_0_STATUS1_INTRA_SYMBOL_ERR_CNT_S0_C0_MASK                                       (0xFFFF << RTL8389_INTRA_SERDES_0_STATUS1_INTRA_SYMBOL_ERR_CNT_S0_C0_OFFSET)
  #define RTL8389_INTRA_SERDES_0_STATUS1_INTRA_LINK_DOWN_CNT_S0_C1_OFFSET                                      (8)
  #define RTL8389_INTRA_SERDES_0_STATUS1_INTRA_LINK_DOWN_CNT_S0_C1_MASK                                        (0xFF << RTL8389_INTRA_SERDES_0_STATUS1_INTRA_LINK_DOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_INTRA_SERDES_0_STATUS1_INTRA_SYNC_OK_S0_C1_OFFSET                                            (1)
  #define RTL8389_INTRA_SERDES_0_STATUS1_INTRA_SYNC_OK_S0_C1_MASK                                              (0x1 << RTL8389_INTRA_SERDES_0_STATUS1_INTRA_SYNC_OK_S0_C1_OFFSET)
  #define RTL8389_INTRA_SERDES_0_STATUS1_INTRA_LINK_STA_S0_C1_OFFSET                                           (0)
  #define RTL8389_INTRA_SERDES_0_STATUS1_INTRA_LINK_STA_S0_C1_MASK                                             (0x1 << RTL8389_INTRA_SERDES_0_STATUS1_INTRA_LINK_STA_S0_C1_OFFSET)

#define RTL8389_INTRA_SERDES_1_CONTROL0_ADDR                                                                   (0x3880)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_VCM_OFFSET                                                   (26)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_VCM_MASK                                                     (0xF << RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_VCM_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_SR_OFFSET                                                    (24)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_SR_MASK                                                      (0x3 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_SR_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_C_OFFSET                                                     (22)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_C_MASK                                                       (0x3 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_C_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_CP_OFFSET                                                    (19)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_CP_MASK                                                      (0x7 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_CDR_CP_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CALIB_TIME_OFFSET                                                (16)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CALIB_TIME_MASK                                                  (0x7 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_CALIB_TIME_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CLK_SEL_OFFSET                                                   (13)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CLK_SEL_MASK                                                     (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_CLK_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CALIB_MANUAL_OFFSET                                              (12)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CALIB_MANUAL_MASK                                                (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CALIB_LATE_OFFSET                                                (11)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_CALIB_LATE_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_CALIB_LATE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_BPD_GAIN_OFFSET                                                  (10)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_BPD_GAIN_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_BPD_GAIN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_AUTO_MODE_OFFSET                                                 (9)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_AUTO_MODE_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_AUTO_MODE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_ADP_TIME_OFFSET                                                  (6)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_ADP_TIME_MASK                                                    (0x7 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_ADP_TIME_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_ADP_EQ_OFF_OFFSET                                                (5)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_ADP_EQ_OFF_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_ADP_EQ_OFF_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_ADP_EN_MANUAL_OFFSET                                             (4)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_ADP_EN_MANUAL_MASK                                               (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_ADP_EN_MANUAL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_RX_EN_OFFSET                                                         (3)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_RX_EN_MASK                                                           (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_RX_EN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_PDOWN_OFFSET                                                     (2)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_PDOWN_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_PDOWN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_POW_PCIX_OFFSET                                                  (1)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_POW_PCIX_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_POW_PCIX_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_TX_EN_OFFSET                                                     (0)
  #define RTL8389_INTRA_SERDES_1_CONTROL0_REG_TX_EN_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_1_CONTROL0_REG_TX_EN_OFFSET)

#define RTL8389_INTRA_SERDES_1_CONTROL1_ADDR                                                                   (0x3884)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_COUNT_SEL_OFFSET                                                 (29)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_COUNT_SEL_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_COUNT_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_VCO_REG_OFFSET                                                   (24)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_VCO_REG_MASK                                                     (0x1 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_VCO_REG_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CCO_OFFSET                                                       (23)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CCO_MASK                                                         (0x1 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CCO_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_OOBS_G_OFFSET                                                    (22)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_OOBS_G_MASK                                                      (0x1 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_OOBS_G_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CPOP_OFFSET                                                      (21)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CPOP_MASK                                                        (0x1 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CPOP_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CP4OP_OFFSET                                                     (20)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CP4OP_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CP4OP_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_VCO_SEL_OFFSET                                               (16)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_VCO_SEL_MASK                                                 (0x7 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_VCO_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET                                             (13)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_VCO_ITUNE_MASK                                               (0x3 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_VCO_ITUNE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SR_OFFSET                                                    (11)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SR_MASK                                                      (0x3 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SR_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SELF_OFFSET                                                  (10)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SELF_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SELF_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SC2_OFFSET                                                   (8)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SC2_MASK                                                     (0x3 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SC2_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SC1_OFFSET                                                   (6)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SC1_MASK                                                     (0x3 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_SC1_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_CP_SEL_OFFSET                                                (3)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_CP_SEL_MASK                                                  (0x7 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_CP_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_CLKRDY_OFFSET                                                (1)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_CLKRDY_MASK                                                  (0x3 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMU_CLKRDY_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMUEN_OFFSET                                                     (0)
  #define RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMUEN_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_1_CONTROL1_REG_CMUEN_OFFSET)

#define RTL8389_INTRA_SERDES_1_CONTROL2_ADDR                                                                   (0x3888)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_IBXSEL_OFFSET                                                    (29)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_IBXSEL_MASK                                                      (0x3 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_IBXSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_IBSEL_OFFSET                                                     (27)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_IBSEL_MASK                                                       (0x3 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_IBSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_IBOOST_OFFSET                                                    (25)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_IBOOST_MASK                                                      (0x1 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_IBOOST_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_H_KVCO_OFFSET                                                    (24)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_H_KVCO_MASK                                                      (0x1 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_H_KVCO_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_FREF_SEL_OFFSET                                                  (23)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_FREF_SEL_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_FREF_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_FORCERUN_OFFSET                                                  (22)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_FORCERUN_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_FORCERUN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_FORCECAL_OFFSET                                                  (21)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_FORCECAL_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_FORCECAL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_SC_OFFSET                                                     (16)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_SC_MASK                                                       (0x3 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_SC_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_GAIN_OFFSET                                                   (15)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_GAIN_MASK                                                     (0x1 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_GAIN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_CP_OFFSET                                                     (12)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_CP_MASK                                                       (0x7 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_CP_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_BOOST_INIT_OFFSET                                             (9)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_BOOST_INIT_MASK                                               (0x7 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_BOOST_INIT_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_VCM_OFFSET                                                    (5)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_VCM_MASK                                                      (0xF << RTL8389_INTRA_SERDES_1_CONTROL2_REG_EQ_VCM_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EMPHAS_EN_OFFSET                                                 (4)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_EMPHAS_EN_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_EMPHAS_EN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_CP_EN_MANUAL_OFFSET                                              (3)
  #define RTL8389_INTRA_SERDES_1_CONTROL2_REG_CP_EN_MANUAL_MASK                                                (0x1 << RTL8389_INTRA_SERDES_1_CONTROL2_REG_CP_EN_MANUAL_OFFSET)

#define RTL8389_INTRA_SERDES_1_CONTROL3_ADDR                                                                   (0x388C)
  #define RTL8389_INTRA_SERDES_1_CONTROL3_REG_REGTUNE_OFFSET                                                   (30)
  #define RTL8389_INTRA_SERDES_1_CONTROL3_REG_REGTUNE_MASK                                                     (0x3 << RTL8389_INTRA_SERDES_1_CONTROL3_REG_REGTUNE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL3_REG_RANGE_SEL_OFFSET                                                 (29)
  #define RTL8389_INTRA_SERDES_1_CONTROL3_REG_RANGE_SEL_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_CONTROL3_REG_RANGE_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL3_REG_ICP_LOW_JITTER_OFFSET                                            (0)
  #define RTL8389_INTRA_SERDES_1_CONTROL3_REG_ICP_LOW_JITTER_MASK                                              (0x7 << RTL8389_INTRA_SERDES_1_CONTROL3_REG_ICP_LOW_JITTER_OFFSET)

#define RTL8389_INTRA_SERDES_1_CONTROL4_ADDR                                                                   (0x3890)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_SEN_OFFSET                                                       (28)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_SEN_MASK                                                         (0xF << RTL8389_INTRA_SERDES_1_CONTROL4_REG_SEN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_TXTESTEN_OFFSET                                                      (15)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_TXTESTEN_MASK                                                        (0x1 << RTL8389_INTRA_SERDES_1_CONTROL4_TXTESTEN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_STST_SER_OFFSET                                                  (14)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_STST_SER_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_CONTROL4_REG_STST_SER_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_VCM_OFFSET                                                    (13)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_VCM_MASK                                                      (0x1 << RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_VCM_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_AMP_OFFSET                                                    (10)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_AMP_MASK                                                      (0x7 << RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_AMP_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_NSQDLY_OFFSET                                                 (9)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_NSQDLY_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_NSQDLY_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_DEBUG_SEL_OFFSET                                              (8)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_DEBUG_SEL_MASK                                                (0x1 << RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_DEBUG_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_AFEPD_OFFSET                                                  (7)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_AFEPD_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_AFEPD_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_TESTEN_OFFSET                                                 (6)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_TESTEN_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_TESTEN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_SELFEN_OFFSET                                                 (5)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_SELFEN_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_CONTROL4_REG_RX_SELFEN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_REG_I_OFFSET                                                     (0)
  #define RTL8389_INTRA_SERDES_1_CONTROL4_REG_REG_I_MASK                                                       (0x7 << RTL8389_INTRA_SERDES_1_CONTROL4_REG_REG_I_OFFSET)

#define RTL8389_INTRA_SERDES_1_CONTROL5_ADDR                                                                   (0x3894)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_ZTEST_OFFSET                                                     (22)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_ZTEST_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_1_CONTROL5_REG_ZTEST_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_VCO_COARSE_OFFSET                                                (16)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_VCO_COARSE_MASK                                                  (0x3F << RTL8389_INTRA_SERDES_1_CONTROL5_REG_VCO_COARSE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_VCM_SEL_OFFSET                                                   (13)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_VCM_SEL_MASK                                                     (0x1 << RTL8389_INTRA_SERDES_1_CONTROL5_REG_VCM_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_V15_OFFSET                                                       (12)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_V15_MASK                                                         (0x1 << RTL8389_INTRA_SERDES_1_CONTROL5_REG_V15_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_VREFSEL_OFFSET                                                (9)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_VREFSEL_MASK                                                  (0x7 << RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_VREFSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_AMP_CLK_OFFSET                                                (6)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_AMP_CLK_MASK                                                  (0x7 << RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_AMP_CLK_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_EMP_OFFSET                                                    (3)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_EMP_MASK                                                      (0x7 << RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_EMP_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_AMP_OFFSET                                                    (0)
  #define RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_AMP_MASK                                                      (0x7 << RTL8389_INTRA_SERDES_1_CONTROL5_REG_TX_AMP_OFFSET)

#define RTL8389_INTRA_SERDES_1_CONTROL6_ADDR                                                                   (0x3898)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_TXRX_OFFSET                                                      (23)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_TXRX_MASK                                                        (0x7 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_TXRX_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_OOBS_FREQSEL_OFFSET                                              (22)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_OOBS_FREQSEL_MASK                                                (0x1 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_OOBS_CALSEL_OFFSET                                               (21)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_OOBS_CALSEL_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_OOBS_CALSEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_OOBSCK_SEL_OFFSET                                                (20)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_OOBSCK_SEL_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_OOBSCK_SEL_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_E5_1V_OFFSET                                                     (19)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_E5_1V_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_E5_1V_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_E4_1V_OFFSET                                                     (18)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_E4_1V_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_E4_1V_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_E3_1V_OFFSET                                                     (17)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_E3_1V_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_E3_1V_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_E2_1V_OFFSET                                                     (16)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_E2_1V_MASK                                                       (0x1 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_E2_1V_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_CKECK_TWICE_OFFSET                                               (13)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_CKECK_TWICE_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_CKECK_TWICE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_DATA_VLD_OFFSET                                                  (12)
  #define RTL8389_INTRA_SERDES_1_CONTROL6_REG_DATA_VLD_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_CONTROL6_REG_DATA_VLD_OFFSET)

#define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_ADDR                                                             (0x38A0)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_T4_OFFSET                                             (31)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_T4_MASK                                               (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_T4_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET                                  (30)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_MASK                                    (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_X_FULL_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET                                  (29)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_MASK                                    (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_X_HALF_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET                                     (28)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_MASK                                       (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__10_MBS_FULL_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET                                     (27)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_MASK                                       (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__10_MBS_HALF_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET                                 (26)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_MASK                                   (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_T2_FULL_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET                                 (25)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_MASK                                   (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0__100BASE_T2_HALF_DUPLEX_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET                                         (24)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_EXTENDED_STATUS_MASK                                           (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_EXTENDED_STATUS_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET                                  (23)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_MASK                                    (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ABILITY_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET                                 (22)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_MASK                                   (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_MF_PREAMBLE_SUPPRESSION_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_AN_COMPLETE_OFFSET                                             (21)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_AN_COMPLETE_MASK                                               (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_AN_COMPLETE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_R_FAULT_OFFSET                                                 (20)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_R_FAULT_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_R_FAULT_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET                                (19)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_MASK                                  (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_AUTO_NEGOTIATION_ABILITY_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_LINK_STATUS_OFFSET                                             (18)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_LINK_STATUS_MASK                                               (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_LINK_STATUS_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_JABBER_DETECT_OFFSET                                           (17)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_JABBER_DETECT_MASK                                             (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_JABBER_DETECT_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET                                     (16)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_EXTENDED_CAPABILITY_MASK                                       (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_EXTENDED_CAPABILITY_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_RST_OFFSET                                                 (15)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_RST_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_RST_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_LPK_OFFSET                                                 (14)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_LPK_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_LPK_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_SPD_0_OFFSET                                               (13)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_SPD_0_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_SPD_0_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_ANEN_OFFSET                                                (12)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_ANEN_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_ANEN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_PDOWN_OFFSET                                               (11)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_PDOWN_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_PDOWN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_ISO_OFFSET                                                 (10)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_ISO_MASK                                                   (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_ISO_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_RESTART_OFFSET                                             (9)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_RESTART_MASK                                               (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_RESTART_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_DUPLEX_MODE_OFFSET                                             (8)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_DUPLEX_MODE_MASK                                               (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_DUPLEX_MODE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_COLLISION_TEST_OFFSET                                          (7)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_COLLISION_TEST_MASK                                            (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_COLLISION_TEST_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_SPD_1_OFFSET                                               (6)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_SPD_1_MASK                                                 (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_FIB_SPD_1_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET                                   (5)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_MASK                                     (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL0_UNIDIRECTIONAL_ENABLE_OFFSET)

#define RTL8389_INTRA_SERDES_1_FIBER_CONTROL1_ADDR                                                             (0x38A4)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL1_FIB_PHY_ID_OFFSET                                              (0)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL1_FIB_PHY_ID_MASK                                                (0xFFFFFFFF << RTL8389_INTRA_SERDES_1_FIBER_CONTROL1_FIB_PHY_ID_OFFSET)

#define RTL8389_INTRA_SERDES_1_FIBER_CONTROL2_ADDR                                                             (0x38A8)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL2_RX_CFG_REG_OFFSET                                              (16)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL2_RX_CFG_REG_MASK                                                (0xFFFF << RTL8389_INTRA_SERDES_1_FIBER_CONTROL2_RX_CFG_REG_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL2_TX_CFG_REG_OFFSET                                              (0)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL2_TX_CFG_REG_MASK                                                (0xFFFF << RTL8389_INTRA_SERDES_1_FIBER_CONTROL2_TX_CFG_REG_OFFSET)

#define RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_ADDR                                                             (0x38AC)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_MR_NP_TX_OFFSET                                                (16)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_MR_NP_TX_MASK                                                  (0xFFFF << RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_MR_NP_TX_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET                                          (2)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_NEXT_PAGE_ABLE_MASK                                            (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_NEXT_PAGE_ABLE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_RXPAGE_OFFSET                                                  (1)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_RXPAGE_MASK                                                    (0x1 << RTL8389_INTRA_SERDES_1_FIBER_CONTROL3_RXPAGE_OFFSET)

#define RTL8389_INTRA_SERDES_1_FIBER_CONTROL4_ADDR                                                             (0x38B0)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET                                         (16)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL4_EXTENDED_STATUS_MASK                                           (0xFFFF << RTL8389_INTRA_SERDES_1_FIBER_CONTROL4_EXTENDED_STATUS_OFFSET)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL4_MR_NP_RX_OFFSET                                                (0)
  #define RTL8389_INTRA_SERDES_1_FIBER_CONTROL4_MR_NP_RX_MASK                                                  (0xFFFF << RTL8389_INTRA_SERDES_1_FIBER_CONTROL4_MR_NP_RX_OFFSET)

#define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_ADDR                                                           (0x38C0)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET                                           (31)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SDS_TX_DOWN_MASK                                             (0x1 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SDS_TX_DOWN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET                                            (30)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SEND_NP_ON_MASK                                              (0x1 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SEND_NP_ON_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET                                            (28)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SDS_FRC_AN_MASK                                              (0x3 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SDS_FRC_AN_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET                                            (26)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_FRC_CGGOOD_MASK                                              (0x3 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_FRC_CGGOOD_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_CDET_OFFSET                                                  (24)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_CDET_MASK                                                    (0x3 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_CDET_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET                                         (20)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_MR_RESTART_AR_MASK                                           (0xF << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_MR_RESTART_AR_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_ABILITY_OFFSET                                               (16)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_ABILITY_MASK                                                 (0xF << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_ABILITY_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET                                             (15)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_RDM_ALGOR_MASK                                               (0x1 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_RDM_ALGOR_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_BYP_8B10B_OFFSET                                             (14)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_BYP_8B10B_MASK                                               (0x1 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_BYP_8B10B_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET                                           (13)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_DIS_TMR_CMA_MASK                                             (0x1 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_DIS_TMR_CMA_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_CMA_RQ_OFFSET                                                (8)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_CMA_RQ_MASK                                                  (0x1F << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_CMA_RQ_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET                                         (7)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_MARK_CARR_EXT_MASK                                           (0x1 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_MARK_CARR_EXT_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET                                           (6)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ON_MASK                                             (0x1 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ON_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET                                          (5)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SD_DET_ALGOR_MASK                                            (0x1 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_SD_DET_ALGOR_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET                                        (4)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ALGOR_MASK                                          (0x1 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_AUTO_DET_ALGOR_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET                                          (2)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_FRC_PREAMBLE_MASK                                            (0x3 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_FRC_PREAMBLE_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_FRC_IPG_OFFSET                                               (0)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_FRC_IPG_MASK                                                 (0x3 << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL0_FRC_IPG_OFFSET)

#define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL1_ADDR                                                           (0x38C4)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL1_APXT_TMP_OFFSET                                              (24)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL1_APXT_TMP_MASK                                                (0xFF << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL1_APXT_TMP_OFFSET)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET                                           (16)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL1_SDS_LK_TIME_MASK                                             (0xFF << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL1_SDS_LK_TIME_OFFSET)

#define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL2_ADDR                                                           (0x38C8)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET                                          (0)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL2_TCFG_BP_31_0_MASK                                            (0xFFFFFFFF << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL2_TCFG_BP_31_0_OFFSET)

#define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL3_ADDR                                                           (0x38CC)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET                                         (0)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL3_TCFG_BP_63_32_MASK                                           (0xFFFFFFFF << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL3_TCFG_BP_63_32_OFFSET)

#define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL4_ADDR                                                           (0x38D0)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET                                          (0)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL4_TCFG_NP_31_0_MASK                                            (0xFFFFFFFF << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL4_TCFG_NP_31_0_OFFSET)

#define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL5_ADDR                                                           (0x38D4)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET                                         (0)
  #define RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL5_TCFG_NP_63_32_MASK                                           (0xFFFFFFFF << RTL8389_INTRA_SERDES_1_DIGITAL_CONTROL5_TCFG_NP_63_32_OFFSET)

#define RTL8389_INTRA_SERDES_1_STATUS0_ADDR                                                                    (0x38E0)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_SYMBOL_ERR_CNT_S0_C0_OFFSET                                     (16)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_SYMBOL_ERR_CNT_S0_C0_MASK                                       (0xFFFF << RTL8389_INTRA_SERDES_1_STATUS0_INTRA_SYMBOL_ERR_CNT_S0_C0_OFFSET)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_LINK_DOWN_CNT_S0_C0_OFFSET                                      (8)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_LINK_DOWN_CNT_S0_C0_MASK                                        (0xFF << RTL8389_INTRA_SERDES_1_STATUS0_INTRA_LINK_DOWN_CNT_S0_C0_OFFSET)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_SIG_OK_S0_OFFSET                                                (4)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_SIG_OK_S0_MASK                                                  (0x1 << RTL8389_INTRA_SERDES_1_STATUS0_INTRA_SIG_OK_S0_OFFSET)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_SYNC_OK_S0_C0_OFFSET                                            (1)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_SYNC_OK_S0_C0_MASK                                              (0x1 << RTL8389_INTRA_SERDES_1_STATUS0_INTRA_SYNC_OK_S0_C0_OFFSET)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_LINK_STA_S0_C0_OFFSET                                           (0)
  #define RTL8389_INTRA_SERDES_1_STATUS0_INTRA_LINK_STA_S0_C0_MASK                                             (0x1 << RTL8389_INTRA_SERDES_1_STATUS0_INTRA_LINK_STA_S0_C0_OFFSET)

#define RTL8389_INTRA_SERDES_1_STATUS1_ADDR                                                                    (0x38E4)
  #define RTL8389_INTRA_SERDES_1_STATUS1_INTRA_SYMBOL_ERR_CNT_S0_C0_OFFSET                                     (16)
  #define RTL8389_INTRA_SERDES_1_STATUS1_INTRA_SYMBOL_ERR_CNT_S0_C0_MASK                                       (0xFFFF << RTL8389_INTRA_SERDES_1_STATUS1_INTRA_SYMBOL_ERR_CNT_S0_C0_OFFSET)
  #define RTL8389_INTRA_SERDES_1_STATUS1_INTRA_LINK_DOWN_CNT_S0_C1_OFFSET                                      (8)
  #define RTL8389_INTRA_SERDES_1_STATUS1_INTRA_LINK_DOWN_CNT_S0_C1_MASK                                        (0xFF << RTL8389_INTRA_SERDES_1_STATUS1_INTRA_LINK_DOWN_CNT_S0_C1_OFFSET)
  #define RTL8389_INTRA_SERDES_1_STATUS1_INTRA_SYNC_OK_S0_C1_OFFSET                                            (1)
  #define RTL8389_INTRA_SERDES_1_STATUS1_INTRA_SYNC_OK_S0_C1_MASK                                              (0x1 << RTL8389_INTRA_SERDES_1_STATUS1_INTRA_SYNC_OK_S0_C1_OFFSET)
  #define RTL8389_INTRA_SERDES_1_STATUS1_INTRA_LINK_STA_S0_C1_OFFSET                                           (0)
  #define RTL8389_INTRA_SERDES_1_STATUS1_INTRA_LINK_STA_S0_C1_MASK                                             (0x1 << RTL8389_INTRA_SERDES_1_STATUS1_INTRA_LINK_STA_S0_C1_OFFSET)


/*
 * Feature: MIB Registers 
 */
#define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x3B00)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x3B04)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x3B08)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x3B0C)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x3B10)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x3B14)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x3B18)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x3B1C)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x3B20)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x3B24)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x3B28)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x3B2C)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x3B30)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x3B34)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x3B38)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x3B3C)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT0_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER0_ADDR                                                                   (0x3B40)
  #define RTL8389_PORT0_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER1_ADDR                                                                   (0x3B44)
  #define RTL8389_PORT0_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER2_ADDR                                                                   (0x3B48)
  #define RTL8389_PORT0_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER3_ADDR                                                                   (0x3B4C)
  #define RTL8389_PORT0_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER4_ADDR                                                                   (0x3B50)
  #define RTL8389_PORT0_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER5_ADDR                                                                   (0x3B54)
  #define RTL8389_PORT0_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER6_ADDR                                                                   (0x3B58)
  #define RTL8389_PORT0_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER7_ADDR                                                                   (0x3B5C)
  #define RTL8389_PORT0_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER8_ADDR                                                                   (0x3B60)
  #define RTL8389_PORT0_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER9_ADDR                                                                   (0x3B64)
  #define RTL8389_PORT0_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER10_ADDR                                                                  (0x3B68)
  #define RTL8389_PORT0_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER11_ADDR                                                                  (0x3B6C)
  #define RTL8389_PORT0_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER12_ADDR                                                                  (0x3B70)
  #define RTL8389_PORT0_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER13_ADDR                                                                  (0x3B74)
  #define RTL8389_PORT0_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT0_RMON_MIB_COUNTER14_ADDR                                                                  (0x3B78)
  #define RTL8389_PORT0_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT0_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT0_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT0_DROP_COUNTER14_ADDR                                                                      (0x3B7C)
  #define RTL8389_PORT0_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT0_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT0_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT0_DROP_COUNTER15_ADDR                                                                      (0x3B80)
  #define RTL8389_PORT0_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT0_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT0_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT0_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x3B84)
  #define RTL8389_PORT0_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT0_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT0_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT0_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x3B88)
  #define RTL8389_PORT0_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT0_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT0_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT0_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x3B8C)
  #define RTL8389_PORT0_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT0_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT0_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x3B90)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT0_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT0_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x3B94)
  #define RTL8389_PORT0_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT0_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT0_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT0_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x3B98)
  #define RTL8389_PORT0_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT0_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT0_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x3BC0)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x3BC4)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x3BC8)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x3BCC)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x3BD0)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x3BD4)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x3BD8)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x3BDC)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x3BE0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x3BE4)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x3BE8)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x3BEC)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x3BF0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x3BF4)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x3BF8)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x3BFC)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT1_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER0_ADDR                                                                   (0x3C00)
  #define RTL8389_PORT1_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER1_ADDR                                                                   (0x3C04)
  #define RTL8389_PORT1_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER2_ADDR                                                                   (0x3C08)
  #define RTL8389_PORT1_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER3_ADDR                                                                   (0x3C0C)
  #define RTL8389_PORT1_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER4_ADDR                                                                   (0x3C10)
  #define RTL8389_PORT1_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER5_ADDR                                                                   (0x3C14)
  #define RTL8389_PORT1_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER6_ADDR                                                                   (0x3C18)
  #define RTL8389_PORT1_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER7_ADDR                                                                   (0x3C1C)
  #define RTL8389_PORT1_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER8_ADDR                                                                   (0x3C20)
  #define RTL8389_PORT1_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER9_ADDR                                                                   (0x3C24)
  #define RTL8389_PORT1_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER10_ADDR                                                                  (0x3C28)
  #define RTL8389_PORT1_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER11_ADDR                                                                  (0x3C2C)
  #define RTL8389_PORT1_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER12_ADDR                                                                  (0x3C30)
  #define RTL8389_PORT1_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER13_ADDR                                                                  (0x3C34)
  #define RTL8389_PORT1_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT1_RMON_MIB_COUNTER14_ADDR                                                                  (0x3C38)
  #define RTL8389_PORT1_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT1_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT1_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT1_DROP_COUNTER14_ADDR                                                                      (0x3C3C)
  #define RTL8389_PORT1_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT1_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT1_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT1_DROP_COUNTER15_ADDR                                                                      (0x3C40)
  #define RTL8389_PORT1_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT1_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT1_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT1_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x3C44)
  #define RTL8389_PORT1_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT1_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT1_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT1_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x3C48)
  #define RTL8389_PORT1_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT1_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT1_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT1_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x3C4C)
  #define RTL8389_PORT1_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT1_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT1_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x3C50)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT1_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT1_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x3C54)
  #define RTL8389_PORT1_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT1_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT1_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT1_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x3C58)
  #define RTL8389_PORT1_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT1_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT1_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x3C80)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x3C84)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x3C88)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x3C8C)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x3C90)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x3C94)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x3C98)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x3C9C)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x3CA0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x3CA4)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x3CA8)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x3CAC)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x3CB0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x3CB4)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x3CB8)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x3CBC)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT2_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER0_ADDR                                                                   (0x3CC0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER1_ADDR                                                                   (0x3CC4)
  #define RTL8389_PORT2_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER2_ADDR                                                                   (0x3CC8)
  #define RTL8389_PORT2_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER3_ADDR                                                                   (0x3CCC)
  #define RTL8389_PORT2_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER4_ADDR                                                                   (0x3CD0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER5_ADDR                                                                   (0x3CD4)
  #define RTL8389_PORT2_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER6_ADDR                                                                   (0x3CD8)
  #define RTL8389_PORT2_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER7_ADDR                                                                   (0x3CDC)
  #define RTL8389_PORT2_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER8_ADDR                                                                   (0x3CE0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER9_ADDR                                                                   (0x3CE4)
  #define RTL8389_PORT2_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER10_ADDR                                                                  (0x3CE8)
  #define RTL8389_PORT2_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER11_ADDR                                                                  (0x3CEC)
  #define RTL8389_PORT2_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER12_ADDR                                                                  (0x3CF0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER13_ADDR                                                                  (0x3CF4)
  #define RTL8389_PORT2_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT2_RMON_MIB_COUNTER14_ADDR                                                                  (0x3CF8)
  #define RTL8389_PORT2_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT2_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT2_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT2_DROP_COUNTER14_ADDR                                                                      (0x3CFC)
  #define RTL8389_PORT2_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT2_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT2_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT2_DROP_COUNTER15_ADDR                                                                      (0x3D00)
  #define RTL8389_PORT2_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT2_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT2_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT2_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x3D04)
  #define RTL8389_PORT2_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT2_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT2_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT2_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x3D08)
  #define RTL8389_PORT2_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT2_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT2_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT2_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x3D0C)
  #define RTL8389_PORT2_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT2_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT2_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x3D10)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT2_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT2_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x3D14)
  #define RTL8389_PORT2_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT2_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT2_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT2_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x3D18)
  #define RTL8389_PORT2_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT2_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT2_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x3D40)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x3D44)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x3D48)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x3D4C)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x3D50)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x3D54)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x3D58)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x3D5C)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x3D60)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x3D64)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x3D68)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x3D6C)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x3D70)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x3D74)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x3D78)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x3D7C)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT3_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER0_ADDR                                                                   (0x3D80)
  #define RTL8389_PORT3_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER1_ADDR                                                                   (0x3D84)
  #define RTL8389_PORT3_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER2_ADDR                                                                   (0x3D88)
  #define RTL8389_PORT3_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER3_ADDR                                                                   (0x3D8C)
  #define RTL8389_PORT3_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER4_ADDR                                                                   (0x3D90)
  #define RTL8389_PORT3_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER5_ADDR                                                                   (0x3D94)
  #define RTL8389_PORT3_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER6_ADDR                                                                   (0x3D98)
  #define RTL8389_PORT3_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER7_ADDR                                                                   (0x3D9C)
  #define RTL8389_PORT3_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER8_ADDR                                                                   (0x3DA0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER9_ADDR                                                                   (0x3DA4)
  #define RTL8389_PORT3_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER10_ADDR                                                                  (0x3DA8)
  #define RTL8389_PORT3_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER11_ADDR                                                                  (0x3DAC)
  #define RTL8389_PORT3_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER12_ADDR                                                                  (0x3DB0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER13_ADDR                                                                  (0x3DB4)
  #define RTL8389_PORT3_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT3_RMON_MIB_COUNTER14_ADDR                                                                  (0x3DB8)
  #define RTL8389_PORT3_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT3_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT3_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT3_DROP_COUNTER14_ADDR                                                                      (0x3DBC)
  #define RTL8389_PORT3_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT3_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT3_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT3_DROP_COUNTER15_ADDR                                                                      (0x3DC0)
  #define RTL8389_PORT3_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT3_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT3_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT3_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x3DC4)
  #define RTL8389_PORT3_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT3_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT3_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT3_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x3DC8)
  #define RTL8389_PORT3_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT3_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT3_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT3_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x3DCC)
  #define RTL8389_PORT3_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT3_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT3_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x3DD0)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT3_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT3_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x3DD4)
  #define RTL8389_PORT3_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT3_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT3_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT3_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x3DD8)
  #define RTL8389_PORT3_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT3_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT3_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x3E00)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x3E04)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x3E08)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x3E0C)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x3E10)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x3E14)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x3E18)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x3E1C)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x3E20)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x3E24)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x3E28)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x3E2C)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x3E30)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x3E34)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x3E38)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x3E3C)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT4_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER0_ADDR                                                                   (0x3E40)
  #define RTL8389_PORT4_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER1_ADDR                                                                   (0x3E44)
  #define RTL8389_PORT4_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER2_ADDR                                                                   (0x3E48)
  #define RTL8389_PORT4_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER3_ADDR                                                                   (0x3E4C)
  #define RTL8389_PORT4_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER4_ADDR                                                                   (0x3E50)
  #define RTL8389_PORT4_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER5_ADDR                                                                   (0x3E54)
  #define RTL8389_PORT4_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER6_ADDR                                                                   (0x3E58)
  #define RTL8389_PORT4_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER7_ADDR                                                                   (0x3E5C)
  #define RTL8389_PORT4_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER8_ADDR                                                                   (0x3E60)
  #define RTL8389_PORT4_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER9_ADDR                                                                   (0x3E64)
  #define RTL8389_PORT4_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER10_ADDR                                                                  (0x3E68)
  #define RTL8389_PORT4_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER11_ADDR                                                                  (0x3E6C)
  #define RTL8389_PORT4_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER12_ADDR                                                                  (0x3E70)
  #define RTL8389_PORT4_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER13_ADDR                                                                  (0x3E74)
  #define RTL8389_PORT4_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT4_RMON_MIB_COUNTER14_ADDR                                                                  (0x3E78)
  #define RTL8389_PORT4_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT4_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT4_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT4_DROP_COUNTER14_ADDR                                                                      (0x3E7C)
  #define RTL8389_PORT4_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT4_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT4_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT4_DROP_COUNTER15_ADDR                                                                      (0x3E80)
  #define RTL8389_PORT4_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT4_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT4_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT4_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x3E84)
  #define RTL8389_PORT4_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT4_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT4_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT4_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x3E88)
  #define RTL8389_PORT4_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT4_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT4_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT4_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x3E8C)
  #define RTL8389_PORT4_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT4_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT4_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x3E90)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT4_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT4_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x3E94)
  #define RTL8389_PORT4_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT4_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT4_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT4_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x3E98)
  #define RTL8389_PORT4_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT4_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT4_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x3EC0)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x3EC4)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x3EC8)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x3ECC)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x3ED0)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x3ED4)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x3ED8)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x3EDC)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x3EE0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x3EE4)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x3EE8)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x3EEC)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x3EF0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x3EF4)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x3EF8)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x3EFC)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT5_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER0_ADDR                                                                   (0x3F00)
  #define RTL8389_PORT5_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER1_ADDR                                                                   (0x3F04)
  #define RTL8389_PORT5_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER2_ADDR                                                                   (0x3F08)
  #define RTL8389_PORT5_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER3_ADDR                                                                   (0x3F0C)
  #define RTL8389_PORT5_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER4_ADDR                                                                   (0x3F10)
  #define RTL8389_PORT5_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER5_ADDR                                                                   (0x3F14)
  #define RTL8389_PORT5_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER6_ADDR                                                                   (0x3F18)
  #define RTL8389_PORT5_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER7_ADDR                                                                   (0x3F1C)
  #define RTL8389_PORT5_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER8_ADDR                                                                   (0x3F20)
  #define RTL8389_PORT5_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER9_ADDR                                                                   (0x3F24)
  #define RTL8389_PORT5_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER10_ADDR                                                                  (0x3F28)
  #define RTL8389_PORT5_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER11_ADDR                                                                  (0x3F2C)
  #define RTL8389_PORT5_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER12_ADDR                                                                  (0x3F30)
  #define RTL8389_PORT5_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER13_ADDR                                                                  (0x3F34)
  #define RTL8389_PORT5_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT5_RMON_MIB_COUNTER14_ADDR                                                                  (0x3F38)
  #define RTL8389_PORT5_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT5_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT5_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT5_DROP_COUNTER14_ADDR                                                                      (0x3F3C)
  #define RTL8389_PORT5_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT5_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT5_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT5_DROP_COUNTER15_ADDR                                                                      (0x3F40)
  #define RTL8389_PORT5_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT5_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT5_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT5_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x3F44)
  #define RTL8389_PORT5_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT5_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT5_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT5_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x3F48)
  #define RTL8389_PORT5_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT5_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT5_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT5_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x3F4C)
  #define RTL8389_PORT5_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT5_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT5_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x3F50)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT5_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT5_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x3F54)
  #define RTL8389_PORT5_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT5_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT5_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT5_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x3F58)
  #define RTL8389_PORT5_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT5_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT5_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x3F80)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x3F84)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x3F88)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x3F8C)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x3F90)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x3F94)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x3F98)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x3F9C)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x3FA0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x3FA4)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x3FA8)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x3FAC)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x3FB0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x3FB4)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x3FB8)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x3FBC)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT6_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER0_ADDR                                                                   (0x3FC0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER1_ADDR                                                                   (0x3FC4)
  #define RTL8389_PORT6_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER2_ADDR                                                                   (0x3FC8)
  #define RTL8389_PORT6_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER3_ADDR                                                                   (0x3FCC)
  #define RTL8389_PORT6_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER4_ADDR                                                                   (0x3FD0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER5_ADDR                                                                   (0x3FD4)
  #define RTL8389_PORT6_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER6_ADDR                                                                   (0x3FD8)
  #define RTL8389_PORT6_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER7_ADDR                                                                   (0x3FDC)
  #define RTL8389_PORT6_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER8_ADDR                                                                   (0x3FE0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER9_ADDR                                                                   (0x3FE4)
  #define RTL8389_PORT6_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER10_ADDR                                                                  (0x3FE8)
  #define RTL8389_PORT6_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER11_ADDR                                                                  (0x3FEC)
  #define RTL8389_PORT6_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER12_ADDR                                                                  (0x3FF0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER13_ADDR                                                                  (0x3FF4)
  #define RTL8389_PORT6_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT6_RMON_MIB_COUNTER14_ADDR                                                                  (0x3FF8)
  #define RTL8389_PORT6_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT6_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT6_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT6_DROP_COUNTER14_ADDR                                                                      (0x3FFC)
  #define RTL8389_PORT6_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT6_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT6_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT6_DROP_COUNTER15_ADDR                                                                      (0x4000)
  #define RTL8389_PORT6_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT6_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT6_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT6_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x4004)
  #define RTL8389_PORT6_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT6_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT6_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT6_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x4008)
  #define RTL8389_PORT6_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT6_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT6_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT6_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x400C)
  #define RTL8389_PORT6_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT6_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT6_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x4010)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT6_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT6_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x4014)
  #define RTL8389_PORT6_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT6_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT6_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT6_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x4018)
  #define RTL8389_PORT6_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT6_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT6_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x4040)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x4044)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x4048)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x404C)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x4050)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x4054)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x4058)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x405C)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x4060)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x4064)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x4068)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x406C)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x4070)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x4074)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x4078)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x407C)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT7_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER0_ADDR                                                                   (0x4080)
  #define RTL8389_PORT7_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER1_ADDR                                                                   (0x4084)
  #define RTL8389_PORT7_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER2_ADDR                                                                   (0x4088)
  #define RTL8389_PORT7_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER3_ADDR                                                                   (0x408C)
  #define RTL8389_PORT7_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER4_ADDR                                                                   (0x4090)
  #define RTL8389_PORT7_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER5_ADDR                                                                   (0x4094)
  #define RTL8389_PORT7_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER6_ADDR                                                                   (0x4098)
  #define RTL8389_PORT7_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER7_ADDR                                                                   (0x409C)
  #define RTL8389_PORT7_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER8_ADDR                                                                   (0x40A0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER9_ADDR                                                                   (0x40A4)
  #define RTL8389_PORT7_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER10_ADDR                                                                  (0x40A8)
  #define RTL8389_PORT7_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER11_ADDR                                                                  (0x40AC)
  #define RTL8389_PORT7_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER12_ADDR                                                                  (0x40B0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER13_ADDR                                                                  (0x40B4)
  #define RTL8389_PORT7_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT7_RMON_MIB_COUNTER14_ADDR                                                                  (0x40B8)
  #define RTL8389_PORT7_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT7_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT7_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT7_DROP_COUNTER14_ADDR                                                                      (0x40BC)
  #define RTL8389_PORT7_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT7_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT7_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT7_DROP_COUNTER15_ADDR                                                                      (0x40C0)
  #define RTL8389_PORT7_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT7_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT7_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT7_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x40C4)
  #define RTL8389_PORT7_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT7_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT7_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT7_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x40C8)
  #define RTL8389_PORT7_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT7_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT7_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT7_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x40CC)
  #define RTL8389_PORT7_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT7_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT7_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x40D0)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT7_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT7_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x40D4)
  #define RTL8389_PORT7_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT7_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT7_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT7_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x40D8)
  #define RTL8389_PORT7_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT7_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT7_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x4100)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x4104)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x4108)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x410C)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x4110)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x4114)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x4118)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x411C)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x4120)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x4124)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x4128)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x412C)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x4130)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x4134)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x4138)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x413C)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT8_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER0_ADDR                                                                   (0x4140)
  #define RTL8389_PORT8_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER1_ADDR                                                                   (0x4144)
  #define RTL8389_PORT8_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER2_ADDR                                                                   (0x4148)
  #define RTL8389_PORT8_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER3_ADDR                                                                   (0x414C)
  #define RTL8389_PORT8_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER4_ADDR                                                                   (0x4150)
  #define RTL8389_PORT8_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER5_ADDR                                                                   (0x4154)
  #define RTL8389_PORT8_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER6_ADDR                                                                   (0x4158)
  #define RTL8389_PORT8_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER7_ADDR                                                                   (0x415C)
  #define RTL8389_PORT8_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER8_ADDR                                                                   (0x4160)
  #define RTL8389_PORT8_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER9_ADDR                                                                   (0x4164)
  #define RTL8389_PORT8_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER10_ADDR                                                                  (0x4168)
  #define RTL8389_PORT8_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER11_ADDR                                                                  (0x416C)
  #define RTL8389_PORT8_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER12_ADDR                                                                  (0x4170)
  #define RTL8389_PORT8_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER13_ADDR                                                                  (0x4174)
  #define RTL8389_PORT8_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT8_RMON_MIB_COUNTER14_ADDR                                                                  (0x4178)
  #define RTL8389_PORT8_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT8_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT8_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT8_DROP_COUNTER14_ADDR                                                                      (0x417C)
  #define RTL8389_PORT8_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT8_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT8_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT8_DROP_COUNTER15_ADDR                                                                      (0x4180)
  #define RTL8389_PORT8_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT8_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT8_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT8_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x4184)
  #define RTL8389_PORT8_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT8_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT8_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT8_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x4188)
  #define RTL8389_PORT8_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT8_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT8_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT8_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x418C)
  #define RTL8389_PORT8_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT8_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT8_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x4190)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT8_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT8_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x4194)
  #define RTL8389_PORT8_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT8_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT8_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT8_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x4198)
  #define RTL8389_PORT8_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT8_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT8_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                             (0x41C0)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                             (0x41C4)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                             (0x41C8)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                        (0)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                          (0xFFFFFFFF << RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                             (0x41CC)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                         (0)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                           (0xFFFFFFFF << RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                             (0x41D0)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                                (0)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                          (0x41D4)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                          (0x41D8)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                 (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                   (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                          (0x41DC)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                         (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                           (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                          (0x41E0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                              (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                                (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                          (0x41E4)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                       (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                         (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                          (0x41E8)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                     (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                       (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                          (0x41EC)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                       (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                         (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                          (0x41F0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                          (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                            (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                          (0x41F4)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                    (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                      (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                          (0x41F8)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                                (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                  (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                         (0x41FC)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                  (0)
  #define RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                    (0xFFFFFFFF << RTL8389_PORT9_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER0_ADDR                                                                   (0x4200)
  #define RTL8389_PORT9_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                             (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                               (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER1_ADDR                                                                   (0x4204)
  #define RTL8389_PORT9_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                          (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                            (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER2_ADDR                                                                   (0x4208)
  #define RTL8389_PORT9_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER3_ADDR                                                                   (0x420C)
  #define RTL8389_PORT9_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                       (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER4_ADDR                                                                   (0x4210)
  #define RTL8389_PORT9_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                           (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                             (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER5_ADDR                                                                   (0x4214)
  #define RTL8389_PORT9_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                        (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                          (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER6_ADDR                                                                   (0x4218)
  #define RTL8389_PORT9_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                   (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                     (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER7_ADDR                                                                   (0x421C)
  #define RTL8389_PORT9_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER8_ADDR                                                                   (0x4220)
  #define RTL8389_PORT9_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER9_ADDR                                                                   (0x4224)
  #define RTL8389_PORT9_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER10_ADDR                                                                  (0x4228)
  #define RTL8389_PORT9_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                                (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER11_ADDR                                                                  (0x422C)
  #define RTL8389_PORT9_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                       (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                         (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER12_ADDR                                                                  (0x4230)
  #define RTL8389_PORT9_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                       (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                         (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER13_ADDR                                                                  (0x4234)
  #define RTL8389_PORT9_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                        (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                          (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT9_RMON_MIB_COUNTER14_ADDR                                                                  (0x4238)
  #define RTL8389_PORT9_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT9_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT9_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT9_DROP_COUNTER14_ADDR                                                                      (0x423C)
  #define RTL8389_PORT9_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                            (0)
  #define RTL8389_PORT9_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                              (0xFFFFFFFF << RTL8389_PORT9_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT9_DROP_COUNTER15_ADDR                                                                      (0x4240)
  #define RTL8389_PORT9_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                             (0)
  #define RTL8389_PORT9_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT9_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT9_TX_CRC_CHECK_FAIL_ADDR                                                                   (0x4244)
  #define RTL8389_PORT9_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                             (0)
  #define RTL8389_PORT9_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                               (0xFFFFFFFF << RTL8389_PORT9_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT9_SMART_TRIGGERING_HIT_0_ADDR                                                              (0x4248)
  #define RTL8389_PORT9_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                         (0)
  #define RTL8389_PORT9_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                           (0xFFFFFFFF << RTL8389_PORT9_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT9_SMART_TRIGGERING_HIT_1_ADDR                                                              (0x424C)
  #define RTL8389_PORT9_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                         (0)
  #define RTL8389_PORT9_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                           (0xFFFFFFFF << RTL8389_PORT9_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                             (0x4250)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                          (0)
  #define RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                            (0xFFFFFFFF << RTL8389_PORT9_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT9_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                        (0x4254)
  #define RTL8389_PORT9_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT9_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT9_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT9_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                        (0x4258)
  #define RTL8389_PORT9_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                 (0)
  #define RTL8389_PORT9_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                   (0xFFFFFFFF << RTL8389_PORT9_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4280)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4284)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4288)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x428C)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4290)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4294)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4298)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x429C)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x42A0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x42A4)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x42A8)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x42AC)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x42B0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x42B4)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x42B8)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x42BC)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT10_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER0_ADDR                                                                  (0x42C0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER1_ADDR                                                                  (0x42C4)
  #define RTL8389_PORT10_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER2_ADDR                                                                  (0x42C8)
  #define RTL8389_PORT10_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER3_ADDR                                                                  (0x42CC)
  #define RTL8389_PORT10_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER4_ADDR                                                                  (0x42D0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER5_ADDR                                                                  (0x42D4)
  #define RTL8389_PORT10_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER6_ADDR                                                                  (0x42D8)
  #define RTL8389_PORT10_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER7_ADDR                                                                  (0x42DC)
  #define RTL8389_PORT10_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER8_ADDR                                                                  (0x42E0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER9_ADDR                                                                  (0x42E4)
  #define RTL8389_PORT10_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER10_ADDR                                                                 (0x42E8)
  #define RTL8389_PORT10_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER11_ADDR                                                                 (0x42EC)
  #define RTL8389_PORT10_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER12_ADDR                                                                 (0x42F0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER13_ADDR                                                                 (0x42F4)
  #define RTL8389_PORT10_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT10_RMON_MIB_COUNTER14_ADDR                                                                 (0x42F8)
  #define RTL8389_PORT10_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT10_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT10_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT10_DROP_COUNTER14_ADDR                                                                     (0x42FC)
  #define RTL8389_PORT10_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT10_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT10_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT10_DROP_COUNTER15_ADDR                                                                     (0x4300)
  #define RTL8389_PORT10_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT10_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT10_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT10_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4304)
  #define RTL8389_PORT10_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT10_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT10_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT10_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4308)
  #define RTL8389_PORT10_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT10_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT10_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT10_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x430C)
  #define RTL8389_PORT10_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT10_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT10_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4310)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT10_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT10_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4314)
  #define RTL8389_PORT10_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT10_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT10_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT10_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4318)
  #define RTL8389_PORT10_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT10_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT10_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4340)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4344)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4348)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x434C)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4350)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4354)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4358)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x435C)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4360)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4364)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4368)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x436C)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4370)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4374)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4378)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x437C)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT11_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER0_ADDR                                                                  (0x4380)
  #define RTL8389_PORT11_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER1_ADDR                                                                  (0x4384)
  #define RTL8389_PORT11_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER2_ADDR                                                                  (0x4388)
  #define RTL8389_PORT11_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER3_ADDR                                                                  (0x438C)
  #define RTL8389_PORT11_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER4_ADDR                                                                  (0x4390)
  #define RTL8389_PORT11_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER5_ADDR                                                                  (0x4394)
  #define RTL8389_PORT11_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER6_ADDR                                                                  (0x4398)
  #define RTL8389_PORT11_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER7_ADDR                                                                  (0x439C)
  #define RTL8389_PORT11_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER8_ADDR                                                                  (0x43A0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER9_ADDR                                                                  (0x43A4)
  #define RTL8389_PORT11_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER10_ADDR                                                                 (0x43A8)
  #define RTL8389_PORT11_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER11_ADDR                                                                 (0x43AC)
  #define RTL8389_PORT11_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER12_ADDR                                                                 (0x43B0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER13_ADDR                                                                 (0x43B4)
  #define RTL8389_PORT11_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT11_RMON_MIB_COUNTER14_ADDR                                                                 (0x43B8)
  #define RTL8389_PORT11_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT11_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT11_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT11_DROP_COUNTER14_ADDR                                                                     (0x43BC)
  #define RTL8389_PORT11_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT11_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT11_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT11_DROP_COUNTER15_ADDR                                                                     (0x43C0)
  #define RTL8389_PORT11_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT11_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT11_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT11_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x43C4)
  #define RTL8389_PORT11_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT11_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT11_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT11_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x43C8)
  #define RTL8389_PORT11_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT11_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT11_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT11_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x43CC)
  #define RTL8389_PORT11_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT11_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT11_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x43D0)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT11_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT11_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x43D4)
  #define RTL8389_PORT11_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT11_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT11_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT11_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x43D8)
  #define RTL8389_PORT11_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT11_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT11_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4400)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4404)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4408)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x440C)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4410)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4414)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4418)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x441C)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4420)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4424)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4428)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x442C)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4430)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4434)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4438)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x443C)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT12_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER0_ADDR                                                                  (0x4440)
  #define RTL8389_PORT12_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER1_ADDR                                                                  (0x4444)
  #define RTL8389_PORT12_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER2_ADDR                                                                  (0x4448)
  #define RTL8389_PORT12_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER3_ADDR                                                                  (0x444C)
  #define RTL8389_PORT12_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER4_ADDR                                                                  (0x4450)
  #define RTL8389_PORT12_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER5_ADDR                                                                  (0x4454)
  #define RTL8389_PORT12_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER6_ADDR                                                                  (0x4458)
  #define RTL8389_PORT12_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER7_ADDR                                                                  (0x445C)
  #define RTL8389_PORT12_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER8_ADDR                                                                  (0x4460)
  #define RTL8389_PORT12_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER9_ADDR                                                                  (0x4464)
  #define RTL8389_PORT12_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER10_ADDR                                                                 (0x4468)
  #define RTL8389_PORT12_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER11_ADDR                                                                 (0x446C)
  #define RTL8389_PORT12_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER12_ADDR                                                                 (0x4470)
  #define RTL8389_PORT12_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER13_ADDR                                                                 (0x4474)
  #define RTL8389_PORT12_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT12_RMON_MIB_COUNTER14_ADDR                                                                 (0x4478)
  #define RTL8389_PORT12_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT12_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT12_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT12_DROP_COUNTER14_ADDR                                                                     (0x447C)
  #define RTL8389_PORT12_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT12_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT12_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT12_DROP_COUNTER15_ADDR                                                                     (0x4480)
  #define RTL8389_PORT12_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT12_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT12_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT12_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4484)
  #define RTL8389_PORT12_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT12_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT12_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT12_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4488)
  #define RTL8389_PORT12_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT12_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT12_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT12_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x448C)
  #define RTL8389_PORT12_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT12_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT12_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4490)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT12_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT12_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4494)
  #define RTL8389_PORT12_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT12_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT12_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT12_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4498)
  #define RTL8389_PORT12_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT12_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT12_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x44C0)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x44C4)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x44C8)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x44CC)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x44D0)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x44D4)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x44D8)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x44DC)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x44E0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x44E4)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x44E8)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x44EC)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x44F0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x44F4)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x44F8)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x44FC)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT13_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER0_ADDR                                                                  (0x4500)
  #define RTL8389_PORT13_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER1_ADDR                                                                  (0x4504)
  #define RTL8389_PORT13_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER2_ADDR                                                                  (0x4508)
  #define RTL8389_PORT13_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER3_ADDR                                                                  (0x450C)
  #define RTL8389_PORT13_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER4_ADDR                                                                  (0x4510)
  #define RTL8389_PORT13_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER5_ADDR                                                                  (0x4514)
  #define RTL8389_PORT13_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER6_ADDR                                                                  (0x4518)
  #define RTL8389_PORT13_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER7_ADDR                                                                  (0x451C)
  #define RTL8389_PORT13_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER8_ADDR                                                                  (0x4520)
  #define RTL8389_PORT13_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER9_ADDR                                                                  (0x4524)
  #define RTL8389_PORT13_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER10_ADDR                                                                 (0x4528)
  #define RTL8389_PORT13_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER11_ADDR                                                                 (0x452C)
  #define RTL8389_PORT13_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER12_ADDR                                                                 (0x4530)
  #define RTL8389_PORT13_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER13_ADDR                                                                 (0x4534)
  #define RTL8389_PORT13_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT13_RMON_MIB_COUNTER14_ADDR                                                                 (0x4538)
  #define RTL8389_PORT13_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT13_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT13_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT13_DROP_COUNTER14_ADDR                                                                     (0x453C)
  #define RTL8389_PORT13_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT13_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT13_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT13_DROP_COUNTER15_ADDR                                                                     (0x4540)
  #define RTL8389_PORT13_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT13_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT13_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT13_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4544)
  #define RTL8389_PORT13_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT13_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT13_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT13_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4548)
  #define RTL8389_PORT13_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT13_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT13_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT13_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x454C)
  #define RTL8389_PORT13_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT13_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT13_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4550)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT13_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT13_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4554)
  #define RTL8389_PORT13_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT13_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT13_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT13_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4558)
  #define RTL8389_PORT13_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT13_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT13_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4580)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4584)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4588)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x458C)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4590)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4594)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4598)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x459C)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x45A0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x45A4)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x45A8)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x45AC)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x45B0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x45B4)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x45B8)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x45BC)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT14_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER0_ADDR                                                                  (0x45C0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER1_ADDR                                                                  (0x45C4)
  #define RTL8389_PORT14_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER2_ADDR                                                                  (0x45C8)
  #define RTL8389_PORT14_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER3_ADDR                                                                  (0x45CC)
  #define RTL8389_PORT14_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER4_ADDR                                                                  (0x45D0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER5_ADDR                                                                  (0x45D4)
  #define RTL8389_PORT14_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER6_ADDR                                                                  (0x45D8)
  #define RTL8389_PORT14_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER7_ADDR                                                                  (0x45DC)
  #define RTL8389_PORT14_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER8_ADDR                                                                  (0x45E0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER9_ADDR                                                                  (0x45E4)
  #define RTL8389_PORT14_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER10_ADDR                                                                 (0x45E8)
  #define RTL8389_PORT14_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER11_ADDR                                                                 (0x45EC)
  #define RTL8389_PORT14_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER12_ADDR                                                                 (0x45F0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER13_ADDR                                                                 (0x45F4)
  #define RTL8389_PORT14_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT14_RMON_MIB_COUNTER14_ADDR                                                                 (0x45F8)
  #define RTL8389_PORT14_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT14_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT14_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT14_DROP_COUNTER14_ADDR                                                                     (0x45FC)
  #define RTL8389_PORT14_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT14_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT14_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT14_DROP_COUNTER15_ADDR                                                                     (0x4600)
  #define RTL8389_PORT14_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT14_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT14_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT14_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4604)
  #define RTL8389_PORT14_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT14_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT14_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT14_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4608)
  #define RTL8389_PORT14_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT14_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT14_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT14_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x460C)
  #define RTL8389_PORT14_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT14_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT14_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4610)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT14_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT14_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4614)
  #define RTL8389_PORT14_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT14_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT14_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT14_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4618)
  #define RTL8389_PORT14_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT14_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT14_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4640)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4644)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4648)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x464C)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4650)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4654)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4658)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x465C)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4660)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4664)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4668)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x466C)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4670)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4674)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4678)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x467C)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT15_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER0_ADDR                                                                  (0x4680)
  #define RTL8389_PORT15_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER1_ADDR                                                                  (0x4684)
  #define RTL8389_PORT15_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER2_ADDR                                                                  (0x4688)
  #define RTL8389_PORT15_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER3_ADDR                                                                  (0x468C)
  #define RTL8389_PORT15_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER4_ADDR                                                                  (0x4690)
  #define RTL8389_PORT15_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER5_ADDR                                                                  (0x4694)
  #define RTL8389_PORT15_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER6_ADDR                                                                  (0x4698)
  #define RTL8389_PORT15_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER7_ADDR                                                                  (0x469C)
  #define RTL8389_PORT15_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER8_ADDR                                                                  (0x46A0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER9_ADDR                                                                  (0x46A4)
  #define RTL8389_PORT15_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER10_ADDR                                                                 (0x46A8)
  #define RTL8389_PORT15_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER11_ADDR                                                                 (0x46AC)
  #define RTL8389_PORT15_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER12_ADDR                                                                 (0x46B0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER13_ADDR                                                                 (0x46B4)
  #define RTL8389_PORT15_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT15_RMON_MIB_COUNTER14_ADDR                                                                 (0x46B8)
  #define RTL8389_PORT15_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT15_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT15_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT15_DROP_COUNTER14_ADDR                                                                     (0x46BC)
  #define RTL8389_PORT15_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT15_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT15_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT15_DROP_COUNTER15_ADDR                                                                     (0x46C0)
  #define RTL8389_PORT15_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT15_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT15_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT15_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x46C4)
  #define RTL8389_PORT15_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT15_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT15_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT15_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x46C8)
  #define RTL8389_PORT15_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT15_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT15_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT15_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x46CC)
  #define RTL8389_PORT15_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT15_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT15_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x46D0)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT15_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT15_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x46D4)
  #define RTL8389_PORT15_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT15_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT15_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT15_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x46D8)
  #define RTL8389_PORT15_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT15_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT15_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4700)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4704)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4708)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x470C)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4710)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4714)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4718)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x471C)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4720)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4724)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4728)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x472C)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4730)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4734)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4738)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x473C)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT16_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER0_ADDR                                                                  (0x4740)
  #define RTL8389_PORT16_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER1_ADDR                                                                  (0x4744)
  #define RTL8389_PORT16_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER2_ADDR                                                                  (0x4748)
  #define RTL8389_PORT16_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER3_ADDR                                                                  (0x474C)
  #define RTL8389_PORT16_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER4_ADDR                                                                  (0x4750)
  #define RTL8389_PORT16_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER5_ADDR                                                                  (0x4754)
  #define RTL8389_PORT16_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER6_ADDR                                                                  (0x4758)
  #define RTL8389_PORT16_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER7_ADDR                                                                  (0x475C)
  #define RTL8389_PORT16_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER8_ADDR                                                                  (0x4760)
  #define RTL8389_PORT16_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER9_ADDR                                                                  (0x4764)
  #define RTL8389_PORT16_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER10_ADDR                                                                 (0x4768)
  #define RTL8389_PORT16_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER11_ADDR                                                                 (0x476C)
  #define RTL8389_PORT16_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER12_ADDR                                                                 (0x4770)
  #define RTL8389_PORT16_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER13_ADDR                                                                 (0x4774)
  #define RTL8389_PORT16_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT16_RMON_MIB_COUNTER14_ADDR                                                                 (0x4778)
  #define RTL8389_PORT16_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT16_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT16_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT16_DROP_COUNTER14_ADDR                                                                     (0x477C)
  #define RTL8389_PORT16_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT16_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT16_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT16_DROP_COUNTER15_ADDR                                                                     (0x4780)
  #define RTL8389_PORT16_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT16_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT16_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT16_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4784)
  #define RTL8389_PORT16_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT16_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT16_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT16_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4788)
  #define RTL8389_PORT16_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT16_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT16_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT16_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x478C)
  #define RTL8389_PORT16_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT16_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT16_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4790)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT16_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT16_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4794)
  #define RTL8389_PORT16_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT16_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT16_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT16_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4798)
  #define RTL8389_PORT16_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT16_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT16_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x47C0)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x47C4)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x47C8)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x47CC)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x47D0)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x47D4)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x47D8)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x47DC)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x47E0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x47E4)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x47E8)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x47EC)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x47F0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x47F4)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x47F8)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x47FC)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT17_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER0_ADDR                                                                  (0x4800)
  #define RTL8389_PORT17_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER1_ADDR                                                                  (0x4804)
  #define RTL8389_PORT17_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER2_ADDR                                                                  (0x4808)
  #define RTL8389_PORT17_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER3_ADDR                                                                  (0x480C)
  #define RTL8389_PORT17_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER4_ADDR                                                                  (0x4810)
  #define RTL8389_PORT17_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER5_ADDR                                                                  (0x4814)
  #define RTL8389_PORT17_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER6_ADDR                                                                  (0x4818)
  #define RTL8389_PORT17_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER7_ADDR                                                                  (0x481C)
  #define RTL8389_PORT17_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER8_ADDR                                                                  (0x4820)
  #define RTL8389_PORT17_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER9_ADDR                                                                  (0x4824)
  #define RTL8389_PORT17_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER10_ADDR                                                                 (0x4828)
  #define RTL8389_PORT17_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER11_ADDR                                                                 (0x482C)
  #define RTL8389_PORT17_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER12_ADDR                                                                 (0x4830)
  #define RTL8389_PORT17_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER13_ADDR                                                                 (0x4834)
  #define RTL8389_PORT17_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT17_RMON_MIB_COUNTER14_ADDR                                                                 (0x4838)
  #define RTL8389_PORT17_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT17_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT17_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT17_DROP_COUNTER14_ADDR                                                                     (0x483C)
  #define RTL8389_PORT17_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT17_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT17_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT17_DROP_COUNTER15_ADDR                                                                     (0x4840)
  #define RTL8389_PORT17_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT17_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT17_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT17_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4844)
  #define RTL8389_PORT17_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT17_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT17_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT17_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4848)
  #define RTL8389_PORT17_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT17_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT17_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT17_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x484C)
  #define RTL8389_PORT17_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT17_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT17_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4850)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT17_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT17_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4854)
  #define RTL8389_PORT17_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT17_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT17_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT17_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4858)
  #define RTL8389_PORT17_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT17_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT17_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4880)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4884)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4888)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x488C)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4890)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4894)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4898)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x489C)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x48A0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x48A4)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x48A8)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x48AC)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x48B0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x48B4)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x48B8)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x48BC)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT18_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER0_ADDR                                                                  (0x48C0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER1_ADDR                                                                  (0x48C4)
  #define RTL8389_PORT18_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER2_ADDR                                                                  (0x48C8)
  #define RTL8389_PORT18_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER3_ADDR                                                                  (0x48CC)
  #define RTL8389_PORT18_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER4_ADDR                                                                  (0x48D0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER5_ADDR                                                                  (0x48D4)
  #define RTL8389_PORT18_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER6_ADDR                                                                  (0x48D8)
  #define RTL8389_PORT18_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER7_ADDR                                                                  (0x48DC)
  #define RTL8389_PORT18_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER8_ADDR                                                                  (0x48E0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER9_ADDR                                                                  (0x48E4)
  #define RTL8389_PORT18_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER10_ADDR                                                                 (0x48E8)
  #define RTL8389_PORT18_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER11_ADDR                                                                 (0x48EC)
  #define RTL8389_PORT18_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER12_ADDR                                                                 (0x48F0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER13_ADDR                                                                 (0x48F4)
  #define RTL8389_PORT18_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT18_RMON_MIB_COUNTER14_ADDR                                                                 (0x48F8)
  #define RTL8389_PORT18_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT18_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT18_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT18_DROP_COUNTER14_ADDR                                                                     (0x48FC)
  #define RTL8389_PORT18_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT18_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT18_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT18_DROP_COUNTER15_ADDR                                                                     (0x4900)
  #define RTL8389_PORT18_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT18_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT18_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT18_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4904)
  #define RTL8389_PORT18_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT18_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT18_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT18_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4908)
  #define RTL8389_PORT18_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT18_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT18_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT18_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x490C)
  #define RTL8389_PORT18_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT18_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT18_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4910)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT18_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT18_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4914)
  #define RTL8389_PORT18_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT18_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT18_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT18_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4918)
  #define RTL8389_PORT18_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT18_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT18_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4940)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4944)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4948)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x494C)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4950)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4954)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4958)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x495C)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4960)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4964)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4968)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x496C)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4970)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4974)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4978)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x497C)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT19_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER0_ADDR                                                                  (0x4980)
  #define RTL8389_PORT19_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER1_ADDR                                                                  (0x4984)
  #define RTL8389_PORT19_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER2_ADDR                                                                  (0x4988)
  #define RTL8389_PORT19_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER3_ADDR                                                                  (0x498C)
  #define RTL8389_PORT19_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER4_ADDR                                                                  (0x4990)
  #define RTL8389_PORT19_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER5_ADDR                                                                  (0x4994)
  #define RTL8389_PORT19_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER6_ADDR                                                                  (0x4998)
  #define RTL8389_PORT19_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER7_ADDR                                                                  (0x499C)
  #define RTL8389_PORT19_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER8_ADDR                                                                  (0x49A0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER9_ADDR                                                                  (0x49A4)
  #define RTL8389_PORT19_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER10_ADDR                                                                 (0x49A8)
  #define RTL8389_PORT19_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER11_ADDR                                                                 (0x49AC)
  #define RTL8389_PORT19_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER12_ADDR                                                                 (0x49B0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER13_ADDR                                                                 (0x49B4)
  #define RTL8389_PORT19_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT19_RMON_MIB_COUNTER14_ADDR                                                                 (0x49B8)
  #define RTL8389_PORT19_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT19_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT19_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT19_DROP_COUNTER14_ADDR                                                                     (0x49BC)
  #define RTL8389_PORT19_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT19_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT19_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT19_DROP_COUNTER15_ADDR                                                                     (0x49C0)
  #define RTL8389_PORT19_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT19_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT19_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT19_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x49C4)
  #define RTL8389_PORT19_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT19_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT19_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT19_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x49C8)
  #define RTL8389_PORT19_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT19_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT19_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT19_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x49CC)
  #define RTL8389_PORT19_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT19_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT19_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x49D0)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT19_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT19_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x49D4)
  #define RTL8389_PORT19_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT19_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT19_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT19_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x49D8)
  #define RTL8389_PORT19_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT19_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT19_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4A00)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4A04)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4A08)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x4A0C)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4A10)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4A14)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4A18)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x4A1C)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4A20)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4A24)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4A28)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x4A2C)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4A30)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4A34)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4A38)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x4A3C)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT20_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER0_ADDR                                                                  (0x4A40)
  #define RTL8389_PORT20_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER1_ADDR                                                                  (0x4A44)
  #define RTL8389_PORT20_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER2_ADDR                                                                  (0x4A48)
  #define RTL8389_PORT20_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER3_ADDR                                                                  (0x4A4C)
  #define RTL8389_PORT20_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER4_ADDR                                                                  (0x4A50)
  #define RTL8389_PORT20_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER5_ADDR                                                                  (0x4A54)
  #define RTL8389_PORT20_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER6_ADDR                                                                  (0x4A58)
  #define RTL8389_PORT20_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER7_ADDR                                                                  (0x4A5C)
  #define RTL8389_PORT20_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER8_ADDR                                                                  (0x4A60)
  #define RTL8389_PORT20_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER9_ADDR                                                                  (0x4A64)
  #define RTL8389_PORT20_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER10_ADDR                                                                 (0x4A68)
  #define RTL8389_PORT20_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER11_ADDR                                                                 (0x4A6C)
  #define RTL8389_PORT20_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER12_ADDR                                                                 (0x4A70)
  #define RTL8389_PORT20_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER13_ADDR                                                                 (0x4A74)
  #define RTL8389_PORT20_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT20_RMON_MIB_COUNTER14_ADDR                                                                 (0x4A78)
  #define RTL8389_PORT20_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT20_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT20_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT20_DROP_COUNTER14_ADDR                                                                     (0x4A7C)
  #define RTL8389_PORT20_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT20_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT20_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT20_DROP_COUNTER15_ADDR                                                                     (0x4A80)
  #define RTL8389_PORT20_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT20_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT20_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT20_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4A84)
  #define RTL8389_PORT20_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT20_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT20_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT20_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4A88)
  #define RTL8389_PORT20_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT20_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT20_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT20_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x4A8C)
  #define RTL8389_PORT20_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT20_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT20_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4A90)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT20_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT20_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4A94)
  #define RTL8389_PORT20_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT20_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT20_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT20_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4A98)
  #define RTL8389_PORT20_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT20_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT20_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4AC0)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4AC4)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4AC8)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x4ACC)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4AD0)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4AD4)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4AD8)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x4ADC)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4AE0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4AE4)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4AE8)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x4AEC)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4AF0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4AF4)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4AF8)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x4AFC)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT21_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER0_ADDR                                                                  (0x4B00)
  #define RTL8389_PORT21_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER1_ADDR                                                                  (0x4B04)
  #define RTL8389_PORT21_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER2_ADDR                                                                  (0x4B08)
  #define RTL8389_PORT21_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER3_ADDR                                                                  (0x4B0C)
  #define RTL8389_PORT21_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER4_ADDR                                                                  (0x4B10)
  #define RTL8389_PORT21_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER5_ADDR                                                                  (0x4B14)
  #define RTL8389_PORT21_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER6_ADDR                                                                  (0x4B18)
  #define RTL8389_PORT21_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER7_ADDR                                                                  (0x4B1C)
  #define RTL8389_PORT21_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER8_ADDR                                                                  (0x4B20)
  #define RTL8389_PORT21_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER9_ADDR                                                                  (0x4B24)
  #define RTL8389_PORT21_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER10_ADDR                                                                 (0x4B28)
  #define RTL8389_PORT21_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER11_ADDR                                                                 (0x4B2C)
  #define RTL8389_PORT21_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER12_ADDR                                                                 (0x4B30)
  #define RTL8389_PORT21_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER13_ADDR                                                                 (0x4B34)
  #define RTL8389_PORT21_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT21_RMON_MIB_COUNTER14_ADDR                                                                 (0x4B38)
  #define RTL8389_PORT21_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT21_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT21_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT21_DROP_COUNTER14_ADDR                                                                     (0x4B3C)
  #define RTL8389_PORT21_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT21_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT21_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT21_DROP_COUNTER15_ADDR                                                                     (0x4B40)
  #define RTL8389_PORT21_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT21_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT21_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT21_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4B44)
  #define RTL8389_PORT21_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT21_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT21_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT21_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4B48)
  #define RTL8389_PORT21_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT21_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT21_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT21_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x4B4C)
  #define RTL8389_PORT21_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT21_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT21_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4B50)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT21_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT21_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4B54)
  #define RTL8389_PORT21_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT21_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT21_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT21_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4B58)
  #define RTL8389_PORT21_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT21_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT21_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4B80)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4B84)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4B88)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x4B8C)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4B90)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4B94)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4B98)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x4B9C)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4BA0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4BA4)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4BA8)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x4BAC)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4BB0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4BB4)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4BB8)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x4BBC)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT22_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER0_ADDR                                                                  (0x4BC0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER1_ADDR                                                                  (0x4BC4)
  #define RTL8389_PORT22_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER2_ADDR                                                                  (0x4BC8)
  #define RTL8389_PORT22_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER3_ADDR                                                                  (0x4BCC)
  #define RTL8389_PORT22_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER4_ADDR                                                                  (0x4BD0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER5_ADDR                                                                  (0x4BD4)
  #define RTL8389_PORT22_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER6_ADDR                                                                  (0x4BD8)
  #define RTL8389_PORT22_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER7_ADDR                                                                  (0x4BDC)
  #define RTL8389_PORT22_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER8_ADDR                                                                  (0x4BE0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER9_ADDR                                                                  (0x4BE4)
  #define RTL8389_PORT22_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER10_ADDR                                                                 (0x4BE8)
  #define RTL8389_PORT22_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER11_ADDR                                                                 (0x4BEC)
  #define RTL8389_PORT22_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER12_ADDR                                                                 (0x4BF0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER13_ADDR                                                                 (0x4BF4)
  #define RTL8389_PORT22_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT22_RMON_MIB_COUNTER14_ADDR                                                                 (0x4BF8)
  #define RTL8389_PORT22_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT22_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT22_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT22_DROP_COUNTER14_ADDR                                                                     (0x4BFC)
  #define RTL8389_PORT22_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT22_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT22_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT22_DROP_COUNTER15_ADDR                                                                     (0x4C00)
  #define RTL8389_PORT22_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT22_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT22_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT22_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4C04)
  #define RTL8389_PORT22_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT22_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT22_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT22_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4C08)
  #define RTL8389_PORT22_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT22_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT22_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT22_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x4C0C)
  #define RTL8389_PORT22_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT22_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT22_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4C10)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT22_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT22_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4C14)
  #define RTL8389_PORT22_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT22_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT22_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT22_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4C18)
  #define RTL8389_PORT22_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT22_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT22_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4C40)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4C44)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4C48)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x4C4C)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4C50)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4C54)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4C58)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x4C5C)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4C60)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4C64)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4C68)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x4C6C)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4C70)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4C74)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4C78)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x4C7C)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT23_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER0_ADDR                                                                  (0x4C80)
  #define RTL8389_PORT23_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER1_ADDR                                                                  (0x4C84)
  #define RTL8389_PORT23_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER2_ADDR                                                                  (0x4C88)
  #define RTL8389_PORT23_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER3_ADDR                                                                  (0x4C8C)
  #define RTL8389_PORT23_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER4_ADDR                                                                  (0x4C90)
  #define RTL8389_PORT23_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER5_ADDR                                                                  (0x4C94)
  #define RTL8389_PORT23_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER6_ADDR                                                                  (0x4C98)
  #define RTL8389_PORT23_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER7_ADDR                                                                  (0x4C9C)
  #define RTL8389_PORT23_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER8_ADDR                                                                  (0x4CA0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER9_ADDR                                                                  (0x4CA4)
  #define RTL8389_PORT23_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER10_ADDR                                                                 (0x4CA8)
  #define RTL8389_PORT23_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER11_ADDR                                                                 (0x4CAC)
  #define RTL8389_PORT23_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER12_ADDR                                                                 (0x4CB0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER13_ADDR                                                                 (0x4CB4)
  #define RTL8389_PORT23_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT23_RMON_MIB_COUNTER14_ADDR                                                                 (0x4CB8)
  #define RTL8389_PORT23_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT23_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT23_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT23_DROP_COUNTER14_ADDR                                                                     (0x4CBC)
  #define RTL8389_PORT23_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT23_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT23_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT23_DROP_COUNTER15_ADDR                                                                     (0x4CC0)
  #define RTL8389_PORT23_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT23_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT23_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT23_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4CC4)
  #define RTL8389_PORT23_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT23_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT23_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT23_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4CC8)
  #define RTL8389_PORT23_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT23_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT23_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT23_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x4CCC)
  #define RTL8389_PORT23_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT23_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT23_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4CD0)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT23_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT23_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4CD4)
  #define RTL8389_PORT23_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT23_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT23_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT23_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4CD8)
  #define RTL8389_PORT23_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT23_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT23_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4D00)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4D04)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4D08)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x4D0C)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4D10)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4D14)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4D18)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x4D1C)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4D20)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4D24)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4D28)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x4D2C)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4D30)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4D34)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4D38)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x4D3C)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT24_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER0_ADDR                                                                  (0x4D40)
  #define RTL8389_PORT24_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER1_ADDR                                                                  (0x4D44)
  #define RTL8389_PORT24_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER2_ADDR                                                                  (0x4D48)
  #define RTL8389_PORT24_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER3_ADDR                                                                  (0x4D4C)
  #define RTL8389_PORT24_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER4_ADDR                                                                  (0x4D50)
  #define RTL8389_PORT24_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER5_ADDR                                                                  (0x4D54)
  #define RTL8389_PORT24_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER6_ADDR                                                                  (0x4D58)
  #define RTL8389_PORT24_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER7_ADDR                                                                  (0x4D5C)
  #define RTL8389_PORT24_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER8_ADDR                                                                  (0x4D60)
  #define RTL8389_PORT24_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER9_ADDR                                                                  (0x4D64)
  #define RTL8389_PORT24_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER10_ADDR                                                                 (0x4D68)
  #define RTL8389_PORT24_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER11_ADDR                                                                 (0x4D6C)
  #define RTL8389_PORT24_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER12_ADDR                                                                 (0x4D70)
  #define RTL8389_PORT24_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER13_ADDR                                                                 (0x4D74)
  #define RTL8389_PORT24_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT24_RMON_MIB_COUNTER14_ADDR                                                                 (0x4D78)
  #define RTL8389_PORT24_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT24_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT24_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT24_DROP_COUNTER14_ADDR                                                                     (0x4D7C)
  #define RTL8389_PORT24_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT24_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT24_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT24_DROP_COUNTER15_ADDR                                                                     (0x4D80)
  #define RTL8389_PORT24_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT24_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT24_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT24_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4D84)
  #define RTL8389_PORT24_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT24_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT24_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT24_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4D88)
  #define RTL8389_PORT24_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT24_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT24_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT24_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x4D8C)
  #define RTL8389_PORT24_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT24_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT24_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4D90)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT24_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT24_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4D94)
  #define RTL8389_PORT24_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT24_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT24_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT24_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4D98)
  #define RTL8389_PORT24_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT24_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT24_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4DC0)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4DC4)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4DC8)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x4DCC)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4DD0)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4DD4)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4DD8)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x4DDC)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4DE0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4DE4)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4DE8)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x4DEC)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4DF0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4DF4)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4DF8)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x4DFC)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT25_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER0_ADDR                                                                  (0x4E00)
  #define RTL8389_PORT25_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER1_ADDR                                                                  (0x4E04)
  #define RTL8389_PORT25_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER2_ADDR                                                                  (0x4E08)
  #define RTL8389_PORT25_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER3_ADDR                                                                  (0x4E0C)
  #define RTL8389_PORT25_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER4_ADDR                                                                  (0x4E10)
  #define RTL8389_PORT25_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER5_ADDR                                                                  (0x4E14)
  #define RTL8389_PORT25_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER6_ADDR                                                                  (0x4E18)
  #define RTL8389_PORT25_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER7_ADDR                                                                  (0x4E1C)
  #define RTL8389_PORT25_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER8_ADDR                                                                  (0x4E20)
  #define RTL8389_PORT25_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER9_ADDR                                                                  (0x4E24)
  #define RTL8389_PORT25_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER10_ADDR                                                                 (0x4E28)
  #define RTL8389_PORT25_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER11_ADDR                                                                 (0x4E2C)
  #define RTL8389_PORT25_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER12_ADDR                                                                 (0x4E30)
  #define RTL8389_PORT25_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER13_ADDR                                                                 (0x4E34)
  #define RTL8389_PORT25_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT25_RMON_MIB_COUNTER14_ADDR                                                                 (0x4E38)
  #define RTL8389_PORT25_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT25_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT25_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT25_DROP_COUNTER14_ADDR                                                                     (0x4E3C)
  #define RTL8389_PORT25_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT25_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT25_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT25_DROP_COUNTER15_ADDR                                                                     (0x4E40)
  #define RTL8389_PORT25_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT25_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT25_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT25_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4E44)
  #define RTL8389_PORT25_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT25_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT25_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT25_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4E48)
  #define RTL8389_PORT25_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT25_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT25_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT25_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x4E4C)
  #define RTL8389_PORT25_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT25_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT25_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4E50)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT25_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT25_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4E54)
  #define RTL8389_PORT25_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT25_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT25_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT25_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4E58)
  #define RTL8389_PORT25_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT25_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT25_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4E80)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4E84)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4E88)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x4E8C)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4E90)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4E94)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4E98)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x4E9C)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4EA0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4EA4)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4EA8)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x4EAC)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4EB0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4EB4)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4EB8)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x4EBC)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT26_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER0_ADDR                                                                  (0x4EC0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER1_ADDR                                                                  (0x4EC4)
  #define RTL8389_PORT26_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER2_ADDR                                                                  (0x4EC8)
  #define RTL8389_PORT26_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER3_ADDR                                                                  (0x4ECC)
  #define RTL8389_PORT26_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER4_ADDR                                                                  (0x4ED0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER5_ADDR                                                                  (0x4ED4)
  #define RTL8389_PORT26_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER6_ADDR                                                                  (0x4ED8)
  #define RTL8389_PORT26_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER7_ADDR                                                                  (0x4EDC)
  #define RTL8389_PORT26_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER8_ADDR                                                                  (0x4EE0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER9_ADDR                                                                  (0x4EE4)
  #define RTL8389_PORT26_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER10_ADDR                                                                 (0x4EE8)
  #define RTL8389_PORT26_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER11_ADDR                                                                 (0x4EEC)
  #define RTL8389_PORT26_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER12_ADDR                                                                 (0x4EF0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER13_ADDR                                                                 (0x4EF4)
  #define RTL8389_PORT26_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT26_RMON_MIB_COUNTER14_ADDR                                                                 (0x4EF8)
  #define RTL8389_PORT26_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT26_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT26_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT26_DROP_COUNTER14_ADDR                                                                     (0x4EFC)
  #define RTL8389_PORT26_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT26_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT26_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT26_DROP_COUNTER15_ADDR                                                                     (0x4F00)
  #define RTL8389_PORT26_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT26_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT26_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT26_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4F04)
  #define RTL8389_PORT26_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT26_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT26_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT26_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4F08)
  #define RTL8389_PORT26_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT26_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT26_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT26_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x4F0C)
  #define RTL8389_PORT26_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT26_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT26_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4F10)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT26_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT26_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4F14)
  #define RTL8389_PORT26_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT26_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT26_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT26_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4F18)
  #define RTL8389_PORT26_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT26_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT26_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x4F40)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x4F44)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x4F48)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x4F4C)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x4F50)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x4F54)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x4F58)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x4F5C)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x4F60)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x4F64)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x4F68)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x4F6C)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x4F70)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x4F74)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x4F78)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x4F7C)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT27_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER0_ADDR                                                                  (0x4F80)
  #define RTL8389_PORT27_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER1_ADDR                                                                  (0x4F84)
  #define RTL8389_PORT27_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER2_ADDR                                                                  (0x4F88)
  #define RTL8389_PORT27_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER3_ADDR                                                                  (0x4F8C)
  #define RTL8389_PORT27_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER4_ADDR                                                                  (0x4F90)
  #define RTL8389_PORT27_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER5_ADDR                                                                  (0x4F94)
  #define RTL8389_PORT27_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER6_ADDR                                                                  (0x4F98)
  #define RTL8389_PORT27_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER7_ADDR                                                                  (0x4F9C)
  #define RTL8389_PORT27_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER8_ADDR                                                                  (0x4FA0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER9_ADDR                                                                  (0x4FA4)
  #define RTL8389_PORT27_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER10_ADDR                                                                 (0x4FA8)
  #define RTL8389_PORT27_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER11_ADDR                                                                 (0x4FAC)
  #define RTL8389_PORT27_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER12_ADDR                                                                 (0x4FB0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER13_ADDR                                                                 (0x4FB4)
  #define RTL8389_PORT27_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT27_RMON_MIB_COUNTER14_ADDR                                                                 (0x4FB8)
  #define RTL8389_PORT27_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT27_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT27_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT27_DROP_COUNTER14_ADDR                                                                     (0x4FBC)
  #define RTL8389_PORT27_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT27_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT27_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT27_DROP_COUNTER15_ADDR                                                                     (0x4FC0)
  #define RTL8389_PORT27_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT27_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT27_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT27_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x4FC4)
  #define RTL8389_PORT27_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT27_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT27_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT27_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x4FC8)
  #define RTL8389_PORT27_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT27_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT27_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT27_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x4FCC)
  #define RTL8389_PORT27_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT27_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT27_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x4FD0)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT27_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT27_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x4FD4)
  #define RTL8389_PORT27_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT27_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT27_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT27_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x4FD8)
  #define RTL8389_PORT27_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT27_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT27_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_ADDR                                            (0x5000)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET                      (0)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_MASK                        (0xFFFFFFFF << RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER3_IFOUTOCTETS_63_32_OFFSET)

#define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_ADDR                                            (0x5004)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET                       (0)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_MASK                         (0xFFFFFFFF << RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER4_IFOUTOCTETS_31_0_OFFSET)

#define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_ADDR                                            (0x5008)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET                       (0)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_MASK                         (0xFFFFFFFF << RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER5_IFINOCTETS_63_32_OFFSET)

#define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_ADDR                                            (0x500C)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET                        (0)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_MASK                          (0xFFFFFFFF << RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER6_IFINOCTETS_31_0_OFFSET)

#define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_ADDR                                            (0x5010)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET                               (0)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_MASK                                 (0xFFFFFFFF << RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER7_IFINPKTS_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER0_ADDR                                                         (0x5014)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET                                  (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_MASK                                    (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER0_DOT3OUTPAUSEFRAMES_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER1_ADDR                                                         (0x5018)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET                                (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_MASK                                  (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER1_DOT3OUTPAUSEONFRAMES_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER2_ADDR                                                         (0x501C)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET                        (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_MASK                          (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER2_DOT3STATSEXCESSIVECOLLISIONS_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER3_ADDR                                                         (0x5020)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET                             (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_MASK                               (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER3_DOT3STATSLATECOLLISIONS_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER4_ADDR                                                         (0x5024)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET                      (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_MASK                        (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER4_DOT3STATSDEFERREDTRANSMISSIONS_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER5_ADDR                                                         (0x5028)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET                    (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_MASK                      (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER5_DOT3STATSMULTIPLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER6_ADDR                                                         (0x502C)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET                      (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_MASK                        (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER6_DOT3STATSSINGLECOLLISIONFRAMES_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER7_ADDR                                                         (0x5030)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET                         (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_MASK                           (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER7_DOT3CONTROLINUNKNOWNOPCODES_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER8_ADDR                                                         (0x5034)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET                                   (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_MASK                                     (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER8_DOT3INPAUSEFRAMES_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER9_ADDR                                                         (0x5038)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET                               (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_MASK                                 (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER9_DOT3STATSSYMBOLERRORS_OFFSET)

#define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER10_ADDR                                                        (0x503C)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET                                 (0)
  #define RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_MASK                                   (0xFFFFFFFF << RTL8389_PORT28_ETHERNET_LIKE_MIB_COUNTER10_DOT3STATSFCSERRORS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER0_ADDR                                                                  (0x5040)
  #define RTL8389_PORT28_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET                                            (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_MASK                                              (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER0_ETHERSTATSJABBERS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER1_ADDR                                                                  (0x5044)
  #define RTL8389_PORT28_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET                                         (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_MASK                                           (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER1_ETHERSTATSCOLLISIONS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER2_ADDR                                                                  (0x5048)
  #define RTL8389_PORT28_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER2_ETHERSTATSMULTICASTPKTS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER3_ADDR                                                                  (0x504C)
  #define RTL8389_PORT28_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET                                      (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER3_ETHERSTATSBROADCASTPKTS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER4_ADDR                                                                  (0x5050)
  #define RTL8389_PORT28_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET                                          (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_MASK                                            (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER4_ETHERSTATSFRAGMENTS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER5_ADDR                                                                  (0x5054)
  #define RTL8389_PORT28_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET                                       (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_MASK                                         (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER5_ETHERSTATSPKTS64OCTETS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER6_ADDR                                                                  (0x5058)
  #define RTL8389_PORT28_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET                                  (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_MASK                                    (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER6_ETHERSTATSPKTS65TO127OCTETS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER7_ADDR                                                                  (0x505C)
  #define RTL8389_PORT28_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER7_ETHERSTATSPKTS128TO255OCTETS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER8_ADDR                                                                  (0x5060)
  #define RTL8389_PORT28_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET                                 (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_MASK                                   (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER8_ETHERSTATSPKTS256TO511OCTETS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER9_ADDR                                                                  (0x5064)
  #define RTL8389_PORT28_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET                                (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_MASK                                  (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER9_ETHERSTATSPKTS512TO1023OCTETS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER10_ADDR                                                                 (0x5068)
  #define RTL8389_PORT28_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET                               (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_MASK                                 (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER10_ETHERSTATSPKTS1024TOMAXOCTETS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER11_ADDR                                                                 (0x506C)
  #define RTL8389_PORT28_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET                                      (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_MASK                                        (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER11_ETHERSTATSOVERSIZEPKTS_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER12_ADDR                                                                 (0x5070)
  #define RTL8389_PORT28_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET                                      (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_MASK                                        (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER12_ETHERSTATSOCTETS_63_32_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER13_ADDR                                                                 (0x5074)
  #define RTL8389_PORT28_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET                                       (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_MASK                                         (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER13_ETHERSTATSOCTETS_31_0_OFFSET)

#define RTL8389_PORT28_RMON_MIB_COUNTER14_ADDR                                                                 (0x5078)
  #define RTL8389_PORT28_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET                                     (0)
  #define RTL8389_PORT28_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_MASK                                       (0xFFFFFFFF << RTL8389_PORT28_RMON_MIB_COUNTER14_ETHERSTATSUNDERSIZEPKTS_OFFSET)

#define RTL8389_PORT28_DROP_COUNTER14_ADDR                                                                     (0x507C)
  #define RTL8389_PORT28_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET                                           (0)
  #define RTL8389_PORT28_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_MASK                                             (0xFFFFFFFF << RTL8389_PORT28_DROP_COUNTER14_INGRESSLACKPKTBUFDROP_OFFSET)

#define RTL8389_PORT28_DROP_COUNTER15_ADDR                                                                     (0x5080)
  #define RTL8389_PORT28_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET                                            (0)
  #define RTL8389_PORT28_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT28_DROP_COUNTER15_FLOWCTRLONDROPPKTCNT_OFFSET)

#define RTL8389_PORT28_TX_CRC_CHECK_FAIL_ADDR                                                                  (0x5084)
  #define RTL8389_PORT28_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET                                            (0)
  #define RTL8389_PORT28_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_MASK                                              (0xFFFFFFFF << RTL8389_PORT28_TX_CRC_CHECK_FAIL_TXCRCCHECKFAILCNT_OFFSET)

#define RTL8389_PORT28_SMART_TRIGGERING_HIT_0_ADDR                                                             (0x5088)
  #define RTL8389_PORT28_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET                                        (0)
  #define RTL8389_PORT28_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_MASK                                          (0xFFFFFFFF << RTL8389_PORT28_SMART_TRIGGERING_HIT_0_SMARTTRIGGERHIT0_OFFSET)

#define RTL8389_PORT28_SMART_TRIGGERING_HIT_1_ADDR                                                             (0x508C)
  #define RTL8389_PORT28_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET                                        (0)
  #define RTL8389_PORT28_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_MASK                                          (0xFFFFFFFF << RTL8389_PORT28_SMART_TRIGGERING_HIT_1_SMARTTRIGGERHIT1_OFFSET)

#define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_ADDR                                            (0x5090)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET                         (0)
  #define RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_MASK                           (0xFFFFFFFF << RTL8389_PORT28_MIB_II_AND_INTERFACE_GROUP_MIB_COUNTER0_IFOUTUCASTPKTS_OFFSET)

#define RTL8389_PORT28_INTERFACE_GROUP_MIB_COUNTER1_ADDR                                                       (0x5094)
  #define RTL8389_PORT28_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT28_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT28_INTERFACE_GROUP_MIB_COUNTER1_IFOUTMULTICASTPKTS_OFFSET)

#define RTL8389_PORT28_INTERFACE_GROUP_MIB_COUNTER2_ADDR                                                       (0x5098)
  #define RTL8389_PORT28_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET                                (0)
  #define RTL8389_PORT28_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_MASK                                  (0xFFFFFFFF << RTL8389_PORT28_INTERFACE_GROUP_MIB_COUNTER2_IFOUTBROADCASTPKTS_OFFSET)

#define RTL8389_BRIDGE_AND_BRIDGE_EXTENSION_MIB_COUNTER0_ADDR                                                  (0x50C0)
  #define RTL8389_BRIDGE_AND_BRIDGE_EXTENSION_MIB_COUNTER0_DOT1DTPLEARNEDENTRYDISCARDS_OFFSET                  (0)
  #define RTL8389_BRIDGE_AND_BRIDGE_EXTENSION_MIB_COUNTER0_DOT1DTPLEARNEDENTRYDISCARDS_MASK                    (0xFFFFFFFF << RTL8389_BRIDGE_AND_BRIDGE_EXTENSION_MIB_COUNTER0_DOT1DTPLEARNEDENTRYDISCARDS_OFFSET)

#define RTL8389_BRIDGE_AND_BRIDGE_EXTENSION_MIB_COUNTER1_ADDR                                                  (0x50C4)
  #define RTL8389_BRIDGE_AND_BRIDGE_EXTENSION_MIB_COUNTER1_DOT1DTPPORTINDISCARDS_OFFSET                        (0)
  #define RTL8389_BRIDGE_AND_BRIDGE_EXTENSION_MIB_COUNTER1_DOT1DTPPORTINDISCARDS_MASK                          (0xFFFFFFFF << RTL8389_BRIDGE_AND_BRIDGE_EXTENSION_MIB_COUNTER1_DOT1DTPPORTINDISCARDS_OFFSET)

#define RTL8389_TX_UNICAST_PACKETS_ADDR                                                                        (0x50C8)
  #define RTL8389_TX_UNICAST_PACKETS_OUTUNICASTPKTSCNT_OFFSET                                                  (0)
  #define RTL8389_TX_UNICAST_PACKETS_OUTUNICASTPKTSCNT_MASK                                                    (0xFFFFFFFF << RTL8389_TX_UNICAST_PACKETS_OUTUNICASTPKTSCNT_OFFSET)

#define RTL8389_TX_MULTICAST_PACKETS_ADDR                                                                      (0x50CC)
  #define RTL8389_TX_MULTICAST_PACKETS_OUTMULTICASTPKTSCNT_OFFSET                                              (0)
  #define RTL8389_TX_MULTICAST_PACKETS_OUTMULTICASTPKTSCNT_MASK                                                (0xFFFFFFFF << RTL8389_TX_MULTICAST_PACKETS_OUTMULTICASTPKTSCNT_OFFSET)

#define RTL8389_TX_BROADCAST_PACKETS_ADDR                                                                      (0x50D0)
  #define RTL8389_TX_BROADCAST_PACKETS_OUTBROADCASTPKTSCNT_OFFSET                                              (0)
  #define RTL8389_TX_BROADCAST_PACKETS_OUTBROADCASTPKTSCNT_MASK                                                (0xFFFFFFFF << RTL8389_TX_BROADCAST_PACKETS_OUTBROADCASTPKTSCNT_OFFSET)

#define RTL8389_DROP_COUNTER0_ADDR                                                                             (0x50D4)
  #define RTL8389_DROP_COUNTER0_EGRESSLACKRESOURCEDROP_OFFSET                                                  (0)
  #define RTL8389_DROP_COUNTER0_EGRESSLACKRESOURCEDROP_MASK                                                    (0xFFFFFFFF << RTL8389_DROP_COUNTER0_EGRESSLACKRESOURCEDROP_OFFSET)

#define RTL8389_MIB_SYSTEM_CONTROL_ADDR                                                                        (0x5100)
  #define RTL8389_MIB_SYSTEM_CONTROL_MIB_RST_FLAG_OFFSET                                                       (31)
  #define RTL8389_MIB_SYSTEM_CONTROL_MIB_RST_FLAG_MASK                                                         (0x1 << RTL8389_MIB_SYSTEM_CONTROL_MIB_RST_FLAG_OFFSET)
  #define RTL8389_MIB_SYSTEM_CONTROL_MIB_DEBUG_REG_RST_OFFSET                                                  (30)
  #define RTL8389_MIB_SYSTEM_CONTROL_MIB_DEBUG_REG_RST_MASK                                                    (0x1 << RTL8389_MIB_SYSTEM_CONTROL_MIB_DEBUG_REG_RST_OFFSET)
  #define RTL8389_MIB_SYSTEM_CONTROL_MIB_GLOBAL_RST_OFFSET                                                     (29)
  #define RTL8389_MIB_SYSTEM_CONTROL_MIB_GLOBAL_RST_MASK                                                       (0x1 << RTL8389_MIB_SYSTEM_CONTROL_MIB_GLOBAL_RST_OFFSET)
  #define RTL8389_MIB_SYSTEM_CONTROL_MIB_PER_PORT_RST_OFFSET                                                   (0)
  #define RTL8389_MIB_SYSTEM_CONTROL_MIB_PER_PORT_RST_MASK                                                     (0x1FFFFFFF << RTL8389_MIB_SYSTEM_CONTROL_MIB_PER_PORT_RST_OFFSET)


/*
 * Feature: BIST BISR Registers 
 */
#define RTL8389_BIST_BISR_CONTROL0_ADDR                                                                        (0x5200)
  #define RTL8389_BIST_BISR_CONTROL0_DIS_BIST_BISR_OFFSET                                                      (31)
  #define RTL8389_BIST_BISR_CONTROL0_DIS_BIST_BISR_MASK                                                        (0x1 << RTL8389_BIST_BISR_CONTROL0_DIS_BIST_BISR_OFFSET)
  #define RTL8389_BIST_BISR_CONTROL0_MANUAL_BIST_BISR_OFFSET                                                   (24)
  #define RTL8389_BIST_BISR_CONTROL0_MANUAL_BIST_BISR_MASK                                                     (0x1 << RTL8389_BIST_BISR_CONTROL0_MANUAL_BIST_BISR_OFFSET)
  #define RTL8389_BIST_BISR_CONTROL0_BISR_STORE_SEL_OFFSET                                                     (20)
  #define RTL8389_BIST_BISR_CONTROL0_BISR_STORE_SEL_MASK                                                       (0x1 << RTL8389_BIST_BISR_CONTROL0_BISR_STORE_SEL_OFFSET)
  #define RTL8389_BIST_BISR_CONTROL0_BIST_BISR_ON_BM_OFFSET                                                    (0)
  #define RTL8389_BIST_BISR_CONTROL0_BIST_BISR_ON_BM_MASK                                                      (0x3FFFF << RTL8389_BIST_BISR_CONTROL0_BIST_BISR_ON_BM_OFFSET)

#define RTL8389_BIST_BISR_CONTROL1_ADDR                                                                        (0x5204)
  #define RTL8389_BIST_BISR_CONTROL1_BIST_BISR_CUR_CNT_OFFSET                                                  (16)
  #define RTL8389_BIST_BISR_CONTROL1_BIST_BISR_CUR_CNT_MASK                                                    (0xFFFF << RTL8389_BIST_BISR_CONTROL1_BIST_BISR_CUR_CNT_OFFSET)
  #define RTL8389_BIST_BISR_CONTROL1_CFG_BIST_BISR_NUM_OFFSET                                                  (0)
  #define RTL8389_BIST_BISR_CONTROL1_CFG_BIST_BISR_NUM_MASK                                                    (0xFFFF << RTL8389_BIST_BISR_CONTROL1_CFG_BIST_BISR_NUM_OFFSET)

#define RTL8389_BIST_BISR_CONTROL2_ADDR                                                                        (0x5208)
  #define RTL8389_BIST_BISR_CONTROL2_BIST_BISR_DONE_BM_OFFSET                                                  (0)
  #define RTL8389_BIST_BISR_CONTROL2_BIST_BISR_DONE_BM_MASK                                                    (0x3FFFF << RTL8389_BIST_BISR_CONTROL2_BIST_BISR_DONE_BM_OFFSET)

#define RTL8389_BIST_STATUS0_ADDR                                                                              (0x520C)
  #define RTL8389_BIST_STATUS0_GROUP2_BIST_FAIL_OFFSET                                                         (24)
  #define RTL8389_BIST_STATUS0_GROUP2_BIST_FAIL_MASK                                                           (0xFF << RTL8389_BIST_STATUS0_GROUP2_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS0_GROUP1_BIST_FAIL_OFFSET                                                         (16)
  #define RTL8389_BIST_STATUS0_GROUP1_BIST_FAIL_MASK                                                           (0xFF << RTL8389_BIST_STATUS0_GROUP1_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS0_GROUP10_BIST_FAIL_OFFSET                                                        (12)
  #define RTL8389_BIST_STATUS0_GROUP10_BIST_FAIL_MASK                                                          (0xF << RTL8389_BIST_STATUS0_GROUP10_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS0_GROUP9_BIST_FAIL_OFFSET                                                         (8)
  #define RTL8389_BIST_STATUS0_GROUP9_BIST_FAIL_MASK                                                           (0xF << RTL8389_BIST_STATUS0_GROUP9_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS0_GROUP8_BIST_FAIL_OFFSET                                                         (4)
  #define RTL8389_BIST_STATUS0_GROUP8_BIST_FAIL_MASK                                                           (0xF << RTL8389_BIST_STATUS0_GROUP8_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS0_GROUP7_BIST_FAIL_OFFSET                                                         (0)
  #define RTL8389_BIST_STATUS0_GROUP7_BIST_FAIL_MASK                                                           (0xF << RTL8389_BIST_STATUS0_GROUP7_BIST_FAIL_OFFSET)

#define RTL8389_BIST_STATUS1_ADDR                                                                              (0x5210)
  #define RTL8389_BIST_STATUS1_GROUP17_BIST_FAIL_OFFSET                                                        (26)
  #define RTL8389_BIST_STATUS1_GROUP17_BIST_FAIL_MASK                                                          (0x3F << RTL8389_BIST_STATUS1_GROUP17_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS1_GROUP14_BIST_FAIL_OFFSET                                                        (25)
  #define RTL8389_BIST_STATUS1_GROUP14_BIST_FAIL_MASK                                                          (0x1 << RTL8389_BIST_STATUS1_GROUP14_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS1_GROUP6_BIST_FAIL_OFFSET                                                         (23)
  #define RTL8389_BIST_STATUS1_GROUP6_BIST_FAIL_MASK                                                           (0x3 << RTL8389_BIST_STATUS1_GROUP6_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS1_GROUP5_BIST_FAIL_OFFSET                                                         (9)
  #define RTL8389_BIST_STATUS1_GROUP5_BIST_FAIL_MASK                                                           (0x3FFF << RTL8389_BIST_STATUS1_GROUP5_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS1_GROUP4_BIST_FAIL_OFFSET                                                         (5)
  #define RTL8389_BIST_STATUS1_GROUP4_BIST_FAIL_MASK                                                           (0xF << RTL8389_BIST_STATUS1_GROUP4_BIST_FAIL_OFFSET)
  #define RTL8389_BIST_STATUS1_GROUP3_BIST_FAIL_OFFSET                                                         (0)
  #define RTL8389_BIST_STATUS1_GROUP3_BIST_FAIL_MASK                                                           (0x1F << RTL8389_BIST_STATUS1_GROUP3_BIST_FAIL_OFFSET)

#define RTL8389_BISR_STATUS0_ADDR                                                                              (0x5214)
  #define RTL8389_BISR_STATUS0_GROUP11_SET0_BISR_RLT_23_0_OFFSET                                               (8)
  #define RTL8389_BISR_STATUS0_GROUP11_SET0_BISR_RLT_23_0_MASK                                                 (0xFFFFFF << RTL8389_BISR_STATUS0_GROUP11_SET0_BISR_RLT_23_0_OFFSET)
  #define RTL8389_BISR_STATUS0_GROUP11_SET0_BISR_RPRD_OFFSET                                                   (5)
  #define RTL8389_BISR_STATUS0_GROUP11_SET0_BISR_RPRD_MASK                                                     (0x1 << RTL8389_BISR_STATUS0_GROUP11_SET0_BISR_RPRD_OFFSET)
  #define RTL8389_BISR_STATUS0_GROUP11_SET0_BISR_FAIL_OFFSET                                                   (0)
  #define RTL8389_BISR_STATUS0_GROUP11_SET0_BISR_FAIL_MASK                                                     (0x1F << RTL8389_BISR_STATUS0_GROUP11_SET0_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS1_ADDR                                                                              (0x5218)
  #define RTL8389_BISR_STATUS1_GROUP11_SET0_BISR_RLT_39_24_OFFSET                                              (0)
  #define RTL8389_BISR_STATUS1_GROUP11_SET0_BISR_RLT_39_24_MASK                                                (0xFFFF << RTL8389_BISR_STATUS1_GROUP11_SET0_BISR_RLT_39_24_OFFSET)

#define RTL8389_BISR_STATUS2_ADDR                                                                              (0x5220)
  #define RTL8389_BISR_STATUS2_GROUP11_SET1_BISR_RLT_23_0_OFFSET                                               (8)
  #define RTL8389_BISR_STATUS2_GROUP11_SET1_BISR_RLT_23_0_MASK                                                 (0xFFFFFF << RTL8389_BISR_STATUS2_GROUP11_SET1_BISR_RLT_23_0_OFFSET)
  #define RTL8389_BISR_STATUS2_GROUP11_SET1_BISR_RPRD_OFFSET                                                   (5)
  #define RTL8389_BISR_STATUS2_GROUP11_SET1_BISR_RPRD_MASK                                                     (0x1 << RTL8389_BISR_STATUS2_GROUP11_SET1_BISR_RPRD_OFFSET)
  #define RTL8389_BISR_STATUS2_GROUP11_SET1_BISR_FAIL_OFFSET                                                   (0)
  #define RTL8389_BISR_STATUS2_GROUP11_SET1_BISR_FAIL_MASK                                                     (0x1F << RTL8389_BISR_STATUS2_GROUP11_SET1_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS3_ADDR                                                                              (0x5224)
  #define RTL8389_BISR_STATUS3_GROUP11_SET1_BISR_RLT_39_24_OFFSET                                              (0)
  #define RTL8389_BISR_STATUS3_GROUP11_SET1_BISR_RLT_39_24_MASK                                                (0xFFFF << RTL8389_BISR_STATUS3_GROUP11_SET1_BISR_RLT_39_24_OFFSET)

#define RTL8389_BISR_STATUS4_ADDR                                                                              (0x5228)
  #define RTL8389_BISR_STATUS4_GROUP15_SET0_BISR_RLT_OFFSET                                                    (3)
  #define RTL8389_BISR_STATUS4_GROUP15_SET0_BISR_RLT_MASK                                                      (0x3FFF << RTL8389_BISR_STATUS4_GROUP15_SET0_BISR_RLT_OFFSET)
  #define RTL8389_BISR_STATUS4_GROUP15_SET0_BISR_RPRD_OFFSET                                                   (2)
  #define RTL8389_BISR_STATUS4_GROUP15_SET0_BISR_RPRD_MASK                                                     (0x1 << RTL8389_BISR_STATUS4_GROUP15_SET0_BISR_RPRD_OFFSET)
  #define RTL8389_BISR_STATUS4_GROUP15_SET0_BISR_FAIL_OFFSET                                                   (0)
  #define RTL8389_BISR_STATUS4_GROUP15_SET0_BISR_FAIL_MASK                                                     (0x3 << RTL8389_BISR_STATUS4_GROUP15_SET0_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS5_ADDR                                                                              (0x522C)
  #define RTL8389_BISR_STATUS5_GROUP15_SET1_BISR_RLT_OFFSET                                                    (3)
  #define RTL8389_BISR_STATUS5_GROUP15_SET1_BISR_RLT_MASK                                                      (0x3FFF << RTL8389_BISR_STATUS5_GROUP15_SET1_BISR_RLT_OFFSET)
  #define RTL8389_BISR_STATUS5_GROUP15_SET1_BISR_RPRD_OFFSET                                                   (2)
  #define RTL8389_BISR_STATUS5_GROUP15_SET1_BISR_RPRD_MASK                                                     (0x1 << RTL8389_BISR_STATUS5_GROUP15_SET1_BISR_RPRD_OFFSET)
  #define RTL8389_BISR_STATUS5_GROUP15_SET1_BISR_FAIL_OFFSET                                                   (0)
  #define RTL8389_BISR_STATUS5_GROUP15_SET1_BISR_FAIL_MASK                                                     (0x3 << RTL8389_BISR_STATUS5_GROUP15_SET1_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS6_ADDR                                                                              (0x5230)
  #define RTL8389_BISR_STATUS6_GROUP16_SET0_BISR_RLT_17_0_OFFSET                                               (14)
  #define RTL8389_BISR_STATUS6_GROUP16_SET0_BISR_RLT_17_0_MASK                                                 (0x3FFFF << RTL8389_BISR_STATUS6_GROUP16_SET0_BISR_RLT_17_0_OFFSET)
  #define RTL8389_BISR_STATUS6_GROUP16_SET0_BISR_RPRD_OFFSET                                                   (8)
  #define RTL8389_BISR_STATUS6_GROUP16_SET0_BISR_RPRD_MASK                                                     (0x1 << RTL8389_BISR_STATUS6_GROUP16_SET0_BISR_RPRD_OFFSET)
  #define RTL8389_BISR_STATUS6_GROUP16_SET0_BISR_FAIL_OFFSET                                                   (0)
  #define RTL8389_BISR_STATUS6_GROUP16_SET0_BISR_FAIL_MASK                                                     (0xFF << RTL8389_BISR_STATUS6_GROUP16_SET0_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS7_ADDR                                                                              (0x5240)
  #define RTL8389_BISR_STATUS7_GROUP16_SET0_BISR_RLT_47_18_OFFSET                                              (0)
  #define RTL8389_BISR_STATUS7_GROUP16_SET0_BISR_RLT_47_18_MASK                                                (0x3FFFFFFF << RTL8389_BISR_STATUS7_GROUP16_SET0_BISR_RLT_47_18_OFFSET)

#define RTL8389_BISR_STATUS8_ADDR                                                                              (0x5244)
  #define RTL8389_BISR_STATUS8_GROUP16_SET1_BISR_RLT_17_0_OFFSET                                               (14)
  #define RTL8389_BISR_STATUS8_GROUP16_SET1_BISR_RLT_17_0_MASK                                                 (0x3FFFF << RTL8389_BISR_STATUS8_GROUP16_SET1_BISR_RLT_17_0_OFFSET)
  #define RTL8389_BISR_STATUS8_GROUP16_SET1_BISR_RPRD_OFFSET                                                   (8)
  #define RTL8389_BISR_STATUS8_GROUP16_SET1_BISR_RPRD_MASK                                                     (0x1 << RTL8389_BISR_STATUS8_GROUP16_SET1_BISR_RPRD_OFFSET)
  #define RTL8389_BISR_STATUS8_GROUP16_SET1_BISR_FAIL_OFFSET                                                   (0)
  #define RTL8389_BISR_STATUS8_GROUP16_SET1_BISR_FAIL_MASK                                                     (0xFF << RTL8389_BISR_STATUS8_GROUP16_SET1_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS9_ADDR                                                                              (0x5248)
  #define RTL8389_BISR_STATUS9_GROUP16_SET1_BISR_RLT_47_18_OFFSET                                              (0)
  #define RTL8389_BISR_STATUS9_GROUP16_SET1_BISR_RLT_47_18_MASK                                                (0x3FFFFFFF << RTL8389_BISR_STATUS9_GROUP16_SET1_BISR_RLT_47_18_OFFSET)

#define RTL8389_BISR_STATUS10_ADDR                                                                             (0x524C)
  #define RTL8389_BISR_STATUS10_GROUP18_SET0_BISR_RLT_OFFSET                                                   (2)
  #define RTL8389_BISR_STATUS10_GROUP18_SET0_BISR_RLT_MASK                                                     (0x3F << RTL8389_BISR_STATUS10_GROUP18_SET0_BISR_RLT_OFFSET)
  #define RTL8389_BISR_STATUS10_GROUP18_SET0_BISR_RPRD_OFFSET                                                  (1)
  #define RTL8389_BISR_STATUS10_GROUP18_SET0_BISR_RPRD_MASK                                                    (0x1 << RTL8389_BISR_STATUS10_GROUP18_SET0_BISR_RPRD_OFFSET)
  #define RTL8389_BISR_STATUS10_GROUP18_SET0_BISR_FAIL_OFFSET                                                  (0)
  #define RTL8389_BISR_STATUS10_GROUP18_SET0_BISR_FAIL_MASK                                                    (0x1 << RTL8389_BISR_STATUS10_GROUP18_SET0_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS11_ADDR                                                                             (0x5250)
  #define RTL8389_BISR_STATUS11_GROUP18_SET1_BISR_RLT_OFFSET                                                   (2)
  #define RTL8389_BISR_STATUS11_GROUP18_SET1_BISR_RLT_MASK                                                     (0x3F << RTL8389_BISR_STATUS11_GROUP18_SET1_BISR_RLT_OFFSET)
  #define RTL8389_BISR_STATUS11_GROUP18_SET1_BISR_RPRD_OFFSET                                                  (1)
  #define RTL8389_BISR_STATUS11_GROUP18_SET1_BISR_RPRD_MASK                                                    (0x1 << RTL8389_BISR_STATUS11_GROUP18_SET1_BISR_RPRD_OFFSET)
  #define RTL8389_BISR_STATUS11_GROUP18_SET1_BISR_FAIL_OFFSET                                                  (0)
  #define RTL8389_BISR_STATUS11_GROUP18_SET1_BISR_FAIL_MASK                                                    (0x1 << RTL8389_BISR_STATUS11_GROUP18_SET1_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS12_ADDR                                                                             (0x5254)
  #define RTL8389_BISR_STATUS12_PB_SET0_BISR_FAIL_FLAG_OFFSET                                                  (12)
  #define RTL8389_BISR_STATUS12_PB_SET0_BISR_FAIL_FLAG_MASK                                                    (0x1 << RTL8389_BISR_STATUS12_PB_SET0_BISR_FAIL_FLAG_OFFSET)
  #define RTL8389_BISR_STATUS12_PB_SET0_BISR_FAIL_CNT_OFFSET                                                   (8)
  #define RTL8389_BISR_STATUS12_PB_SET0_BISR_FAIL_CNT_MASK                                                     (0x7 << RTL8389_BISR_STATUS12_PB_SET0_BISR_FAIL_CNT_OFFSET)
  #define RTL8389_BISR_STATUS12_GROUP13_SET0_BISR_FAIL_OFFSET                                                  (4)
  #define RTL8389_BISR_STATUS12_GROUP13_SET0_BISR_FAIL_MASK                                                    (0xF << RTL8389_BISR_STATUS12_GROUP13_SET0_BISR_FAIL_OFFSET)
  #define RTL8389_BISR_STATUS12_GROUP12_SET0_BISR_FAIL_OFFSET                                                  (0)
  #define RTL8389_BISR_STATUS12_GROUP12_SET0_BISR_FAIL_MASK                                                    (0xF << RTL8389_BISR_STATUS12_GROUP12_SET0_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS13_ADDR                                                                             (0x525C)
  #define RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR1_VALID_OFFSET                                                (28)
  #define RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR1_VALID_MASK                                                  (0x1 << RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR1_VALID_OFFSET)
  #define RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR1_OFFSET                                                      (16)
  #define RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR1_MASK                                                        (0x7FF << RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR1_OFFSET)
  #define RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR0_VALID_OFFSET                                                (12)
  #define RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR0_VALID_MASK                                                  (0x1 << RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR0_VALID_OFFSET)
  #define RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR0_OFFSET                                                      (0)
  #define RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR0_MASK                                                        (0x7FF << RTL8389_BISR_STATUS13_PB_SET0_FAIL_ADDR0_OFFSET)

#define RTL8389_BISR_STATUS14_ADDR                                                                             (0x5260)
  #define RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR3_VALID_OFFSET                                                (28)
  #define RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR3_VALID_MASK                                                  (0x1 << RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR3_VALID_OFFSET)
  #define RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR3_OFFSET                                                      (16)
  #define RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR3_MASK                                                        (0x7FF << RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR3_OFFSET)
  #define RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR2_VALID_OFFSET                                                (12)
  #define RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR2_VALID_MASK                                                  (0x1 << RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR2_VALID_OFFSET)
  #define RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR2_OFFSET                                                      (0)
  #define RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR2_MASK                                                        (0x7FF << RTL8389_BISR_STATUS14_PB_SET0_FAIL_ADDR2_OFFSET)

#define RTL8389_BISR_STATUS15_ADDR                                                                             (0x527C)
  #define RTL8389_BISR_STATUS15_PB_SET1_BISR_FAIL_FLAG_OFFSET                                                  (12)
  #define RTL8389_BISR_STATUS15_PB_SET1_BISR_FAIL_FLAG_MASK                                                    (0x1 << RTL8389_BISR_STATUS15_PB_SET1_BISR_FAIL_FLAG_OFFSET)
  #define RTL8389_BISR_STATUS15_PB_SET1_BISR_FAIL_CNT_OFFSET                                                   (8)
  #define RTL8389_BISR_STATUS15_PB_SET1_BISR_FAIL_CNT_MASK                                                     (0x7 << RTL8389_BISR_STATUS15_PB_SET1_BISR_FAIL_CNT_OFFSET)
  #define RTL8389_BISR_STATUS15_GROUP13_SET1_BISR_FAIL_OFFSET                                                  (4)
  #define RTL8389_BISR_STATUS15_GROUP13_SET1_BISR_FAIL_MASK                                                    (0xF << RTL8389_BISR_STATUS15_GROUP13_SET1_BISR_FAIL_OFFSET)
  #define RTL8389_BISR_STATUS15_GROUP12_SET1_BISR_FAIL_OFFSET                                                  (0)
  #define RTL8389_BISR_STATUS15_GROUP12_SET1_BISR_FAIL_MASK                                                    (0xF << RTL8389_BISR_STATUS15_GROUP12_SET1_BISR_FAIL_OFFSET)

#define RTL8389_BISR_STATUS16_ADDR                                                                             (0x5280)
  #define RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR1_VALID_OFFSET                                                (28)
  #define RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR1_VALID_MASK                                                  (0x1 << RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR1_VALID_OFFSET)
  #define RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR1_OFFSET                                                      (16)
  #define RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR1_MASK                                                        (0x7FF << RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR1_OFFSET)
  #define RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR0_VALID_OFFSET                                                (12)
  #define RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR0_VALID_MASK                                                  (0x1 << RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR0_VALID_OFFSET)
  #define RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR0_OFFSET                                                      (0)
  #define RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR0_MASK                                                        (0x7FF << RTL8389_BISR_STATUS16_PB_SET1_FAIL_ADDR0_OFFSET)

#define RTL8389_BISR_STATUS17_ADDR                                                                             (0x5284)
  #define RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR3_VALID_OFFSET                                                (28)
  #define RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR3_VALID_MASK                                                  (0x1 << RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR3_VALID_OFFSET)
  #define RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR3_OFFSET                                                      (16)
  #define RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR3_MASK                                                        (0x7FF << RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR3_OFFSET)
  #define RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR2_VALID_OFFSET                                                (12)
  #define RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR2_VALID_MASK                                                  (0x1 << RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR2_VALID_OFFSET)
  #define RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR2_OFFSET                                                      (0)
  #define RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR2_MASK                                                        (0x7FF << RTL8389_BISR_STATUS17_PB_SET1_FAIL_ADDR2_OFFSET)


#endif    /* __RTL8389_REG_DEFINITION_H__ */
