Name,Type,Page,Page Number,Schematic,PartPin,LocationX,LocationY,Zone,IREF
"BT-REG-ON","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.V30","810","260","2C","[15,23]"
"BT-REG-ON","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","R99.1","1660","380","1C","[11,23]"
"BT-REG-ON","OffPage","23.WIFI","23","SCHEMATIC1","R191.1,R202.2,U21.34","1572","426","2C","[11,15]"
"HOST1_DM","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10D.AA31","350","230","4D","[26]"
"HOST1_DM","OffPage","26.USB TYPEA","26","SCHEMATIC1","ED20.1,J16.A2","714","234","3C","[14]"
"EFUSE_VQPS_EN_H","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U12.3","250","690","4A","[15]"
"EFUSE_VQPS_EN_H","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AK3","1400","1070","2A","[11]"
"LED2_EN","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.V26","810","290","2C","[21]"
"LED2_EN","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.22","1297","622","2C","[11]"
"MAC_RXER","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.F23","510","190","4D","[19]"
"MAC_RXER","OffPage","19.GMAC","19","SCHEMATIC1","R150.2","1625","731","1C","[15]"
"HDMI_TX0P","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10N.AK17","310","90","4D","[20]"
"HDMI_TX0P","OffPage","20.HDMI","20","SCHEMATIC1","J4.7,U17.1,U17.10","277","705","5B","[17]"
"MAC_MCLK","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.G24","510","200","4D","[19]"
"MAC_MCLK","OffPage","19.GMAC","19","SCHEMATIC1","R117.2","1625","211","1D","[15]"
"HDMI_TX2N","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10N.AL19","310","160","4D","[20]"
"HDMI_TX2N","OffPage","20.HDMI","20","SCHEMATIC1","J4.3,U18.2,U18.9","277","755","5A","[17]"
"MIPI_TX1/RX1_D3N","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AL10","890","550","2B","[21]"
"MIPI_TX1/RX1_D3N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.2","651","892","4B","[16]"
"MIPI_TX1/RX1_D3P","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AK10","890","540","2B","[21]"
"MIPI_TX1/RX1_D3P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.3","651","902","4B","[16]"
"MIPI_TX1/RX1_D2N","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AL9","890","520","2B","[21]"
"MIPI_TX1/RX1_D2N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.5","651","922","4B","[16]"
"HDMI_TX1P","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10N.AK18","310","120","4D","[20]"
"HDMI_TX1P","OffPage","20.HDMI","20","SCHEMATIC1","J4.4,U18.4,U18.7","277","725","5A","[17]"
"MAC_COL","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.D27","510","260","4D","[19]"
"MAC_COL","OffPage","19.GMAC","19","SCHEMATIC1","R148.2","1625","671","1C","[15]"
"MIPI_TX1/RX1_D2P","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AK9","890","510","2B","[21]"
"MIPI_TX1/RX1_D2P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.6","651","932","4B","[16]"
"MIPI_TX1/RX1_CLKN","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AL8","890","490","2B","[21]"
"MIPI_TX1/RX1_CLKN","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.8","651","952","4B","[16]"
"MAC_RXD1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.F27","510","150","4D","[19]"
"MAC_RXD1","OffPage","19.GMAC","19","SCHEMATIC1","R137.2","1625","431","1C","[15]"
"MIPI_TX1/RX1_CLKP","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AK8","890","480","2B","[21]"
"MIPI_TX1/RX1_CLKP","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.9","651","962","4B","[16]"
"HDMI_TXCP","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10N.AK16","310","180","4D","[20]"
"HDMI_TXCP","OffPage","20.HDMI","20","SCHEMATIC1","J4.10,U17.4,U17.7","277","765","5A","[17]"
"MIPI_TX1/RX1_D1N","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AL7","890","460","2B","[21]"
"MIPI_TX1/RX1_D1N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.11","651","982","4B","[16]"
"MIPI_TX1/RX1_D1P","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AK7","890","450","2B","[21]"
"MIPI_TX1/RX1_D1P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.12","651","992","4B","[16]"
"MIPI_TX1/RX1_D0N","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AL6","890","430","2B","[21]"
"MIPI_TX1/RX1_D0N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.14","651","1012","4B","[16]"
"HDMI_TX2P","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10N.AK19","310","150","4D","[20]"
"HDMI_TX2P","OffPage","20.HDMI","20","SCHEMATIC1","J4.1,U18.1,U18.10","277","745","5A","[17]"
"MAC_TXCLK","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.E28","510","270","4D","[19]"
"MAC_TXCLK","OffPage","19.GMAC","19","SCHEMATIC1","U15.22","1625","551","1C","[15]"
"TYPEC0_RX2P","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AK23","710","180","3D","[24]"
"TYPEC0_RX2P","OffPage","24.USB TYPEC","24","SCHEMATIC1","J11.A11,U27.4,U27.7","1623","1233","3B","[14]"
"MIPI_TX1/RX1_D0P","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10P.AK6","890","420","2B","[21]"
"MIPI_TX1/RX1_D0P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.15","651","1022","4B","[16]"
"MAC_RXDV","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.C27","510","180","4D","[19]"
"MAC_RXDV","OffPage","19.GMAC","19","SCHEMATIC1","R135.2","1625","391","1C","[15]"
"MAC_RXD3","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.E25","510","110","4D","[19]"
"MAC_RXD3","OffPage","19.GMAC","19","SCHEMATIC1","R139.2","1625","471","1C","[15]"
"PWR_KEY_L","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","D1.1","300","800","4A","[5,11]"
"PWR_KEY_L","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","D1.1","340","340","4C","[5,11]"
"PWR_KEY_L","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.V27","810","210","2C","[5]"
"HDMI_TX1N","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10N.AL18","310","130","4D","[20]"
"HDMI_TX1N","OffPage","20.HDMI","20","SCHEMATIC1","J4.6,U18.5,U18.6","277","735","5A","[17]"
"HDMI_CEC","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AD7","1400","1020","2B","[20]"
"HDMI_CEC","OffPage","20.HDMI","20","SCHEMATIC1","Q16.2,R156.2","277","785","5A","[15]"
"PMIC_EXT_EN","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","U1.55","850","720","3A","[7]"
"PMIC_EXT_EN","OffPage","07.POWER3-3.3V/5V","7","SCHEMATIC1","R41.1","830","170","3D","[5]"
"HDMI_TX0N","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10N.AL17","310","100","4D","[20]"
"HDMI_TX0N","OffPage","20.HDMI","20","SCHEMATIC1","J4.9,U17.2,U17.9","277","715","5A","[17]"
"TYPEC0_DP","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10D.AG23","350","120","4D","[24]"
"TYPEC0_DP","OffPage","24.USB TYPEC","24","SCHEMATIC1","ED22.1,J11.A6,J11.B6","1563","983","3B","[14]"
"PORT_HPD","OffPage","17.RK3399 Display","17","SCHEMATIC1","R109.2","460","210","3C","[20]"
"PORT_HPD","OffPage","20.HDMI","20","SCHEMATIC1","J4.19,U16.5,U16.6","277","795","5A","[17]"
"HDMI_TXCN","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10N.AL16","310","190","4D","[20]"
"HDMI_TXCN","OffPage","20.HDMI","20","SCHEMATIC1","J4.12,U17.5,U17.6","277","775","5A","[17]"
"MAC_MDIO","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.G26","510","220","4D","[19]"
"MAC_MDIO","OffPage","19.GMAC","19","SCHEMATIC1","R143.2,U15.31","1625","621","1C","[15]"
"CSI_RST_H","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.U28","810","250","2C","[21]"
"CSI_RST_H","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.20","701","1072","4B","[11]"
"EMMC_D7","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U10H.K30","320","120","4D","[18]"
"EMMC_D7","OffPage","18.emmc","18","SCHEMATIC1","U14A.J6","452","580","4C","[12]"
"TYPEC0_DM","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10D.AH23","350","130","4D","[24]"
"TYPEC0_DM","OffPage","24.USB TYPEC","24","SCHEMATIC1","ED21.1,J11.A7,J11.B7","1563","973","3C","[14]"
"HOST0_DM","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10D.AB31","350","100","4D","[25]"
"HOST0_DM","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.18","470","1050","4B","[14,25]"
"HOST0_DM","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.18","554","930","4B","[14,25]"
"EMMC_STRB","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","R85.2,U10H.K31","400","160","4D","[18]"
"EMMC_STRB","OffPage","18.emmc","18","SCHEMATIC1","U14A.R5","452","680","4C","[12]"
"VCC5V0_TYPEC_EN","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10L.F31","380","180","4D","[24]"
"VCC5V0_TYPEC_EN","OffPage","24.USB TYPEC","24","SCHEMATIC1","R212.1,U22.4","2293","1063","2B","[16]"
"RTC_CLKO_SOC","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","R4.1,U1.68","968","698","2B","[5,11]"
"RTC_CLKO_SOC","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","R4.1,U1.68","340","350","4C","[5,11]"
"RTC_CLKO_SOC","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.U31","810","160","2D","[5]"
"EDP_CABC_EN","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.N24","810","180","2D","[21]"
"EDP_CABC_EN","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.21","701","1082","4B","[11]"
"TYPEC0_TX2P","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AL24","710","150","3D","[24]"
"TYPEC0_TX2P","OffPage","24.USB TYPEC","24","SCHEMATIC1","C390.1","1623","1203","3B","[14]"
"RESET_L","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","R3.2,U1.20","450","710","4B","[11]"
"RESET_L","OffPage","11.RK3399 PMU","11","SCHEMATIC1","C236.2,U10C.T30","200","160","5D","[5]"
"MAC_TXD0","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.D26","510","120","4D","[19]"
"MAC_TXD0","OffPage","19.GMAC","19","SCHEMATIC1","U15.23","1625","581","1C","[15]"
"I2C_SCL","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.P30","1470","210","2D","[24]"
"I2C_SCL","OffPage","24.USB TYPEC","24","SCHEMATIC1","R213.2,U23.6","963","1203","4B","[15,24]"
"I2C_SCL","OffPage","24.USB TYPEC","24","SCHEMATIC1","R213.2,U23.6","836","1462","4B","[15,24]"
"PMIC_INT_L","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","U1.49","450","670","4B","[15]"
"PMIC_INT_L","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.M30","1470","310","2D","[5]"
"EMMC_D4","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U10H.J26","320","90","4D","[18]"
"EMMC_D4","OffPage","18.emmc","18","SCHEMATIC1","U14A.J3","452","550","4C","[12]"
"LCD_EN_H1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AG4","1400","1100","2A","[21]"
"LCD_EN_H1","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.22","701","1092","4B","[15]"
"I2C_SCL_CAM","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","R102.1,U10J.Y6","540","1100","4A","[21,22]"
"I2C_SCL_CAM","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.23","701","1102","4B","[15,22]"
"I2C_SCL_CAM","OffPage","22.AUDIO","22","SCHEMATIC1","U19.35","324","231","5D","[15,21]"
"TYPEC0_TX2N","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AK24","710","160","3D","[24]"
"TYPEC0_TX2N","OffPage","24.USB TYPEC","24","SCHEMATIC1","C389.1","1623","1193","3B","[14]"
"I2C_SDA_CAM","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","R101.1,U10J.AG1","540","1090","4A","[21,22]"
"I2C_SDA_CAM","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.24","701","1112","4B","[15,22]"
"I2C_SDA_CAM","OffPage","22.AUDIO","22","SCHEMATIC1","U19.36","323","241","5D","[15,21]"
"MAC_RXD0","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.E26","510","140","4D","[19]"
"MAC_RXD0","OffPage","19.GMAC","19","SCHEMATIC1","R136.2","1625","411","1C","[15]"
"I2C_SDA","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.P31","1470","200","2D","[24]"
"I2C_SDA","OffPage","24.USB TYPEC","24","SCHEMATIC1","R214.2,U23.7","963","1213","4B","[15,24]"
"I2C_SDA","OffPage","24.USB TYPEC","24","SCHEMATIC1","R214.2,U23.7","836","1480","4B","[15,24]"
"I2C_SCL_PMIC","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","U1.19","450","650","4B","[6,15]"
"I2C_SCL_PMIC","OffPage","06.POWER2-CPU/GPU/ETC","6","SCHEMATIC1","U3.A3,U8.A3","210","170","5D","[5,15]"
"I2C_SCL_PMIC","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","R98.1,U10E.N30","1580","260","1D","[5,6]"
"PMIC_SLEEP_H","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","U1.50","450","660","4B","[7,15]"
"PMIC_SLEEP_H","OffPage","07.POWER3-3.3V/5V","7","SCHEMATIC1","Q12.1,Q13.1,Q14.1","650","870","3A","[5,7,15]"
"PMIC_SLEEP_H","OffPage","07.POWER3-3.3V/5V","7","SCHEMATIC1","Q12.1,Q13.1,Q14.1","1120","740","2A","[5,7,15]"
"PMIC_SLEEP_H","OffPage","07.POWER3-3.3V/5V","7","SCHEMATIC1","Q12.1,Q13.1,Q14.1","190","870","5A","[5,7,15]"
"PMIC_SLEEP_H","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.R30","1470","130","2D","[5,7]"
"CTP1_INT","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AJ3","1400","1090","2A","[21]"
"CTP1_INT","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.25","701","1122","4A","[15]"
"CSI_EN_CTP_RST","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AH3","1400","1060","2A","[21]"
"CSI_EN_CTP_RST","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J7.26","701","1132","4A","[15]"
"CSI_EN_H","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.R28","1540","120","2D","[21]"
"CSI_EN_H","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.26","710","683","4C","[15]"
"EMMC_D5","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U10H.J27","320","100","4D","[18]"
"EMMC_D5","OffPage","18.emmc","18","SCHEMATIC1","U14A.J4","452","560","4C","[12]"
"TYPEC0_SBU1_DC","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AH17","710","300","3C","[24]"
"TYPEC0_SBU1_DC","OffPage","24.USB TYPEC","24","SCHEMATIC1","R210.1","1503","1043","3B","[14]"
"EMMC_DAT1","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.F2","579","319","4D","[28]"
"EMMC_DAT1","OffPage","28.GL3224","28","SCHEMATIC1","U35.27","871","1014","3B","[27]"
"MMC_DAT1","OffPage","28.GL3224","28","SCHEMATIC1","U35.27","756","1014","4B","[27,28]"
"MMC_DAT1","OffPage","28.GL3224","28","SCHEMATIC1","U35.27","1474","408","2C","[27,28]"
"EMMC_D3","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U10H.J25","320","80","4D","[18]"
"EMMC_D3","OffPage","18.emmc","18","SCHEMATIC1","U14A.J2","452","540","4C","[12]"
"TYPEC0_RX1N","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AL21","710","130","3D","[24]"
"TYPEC0_RX1N","OffPage","24.USB TYPEC","24","SCHEMATIC1","J11.B10,U24.5,U24.6","1623","1163","3B","[14]"
"EMMC_CMD","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U10H.J31","320","150","4D","[18]"
"EMMC_CMD","OffPage","18.emmc","18","SCHEMATIC1","R114.2,U14A.W5","452","600","4C","[12]"
"MAC_MDC","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.E29","510","170","4D","[19]"
"MAC_MDC","OffPage","19.GMAC","19","SCHEMATIC1","U15.30","1625","611","1C","[15]"
"TYPEC0_SBU2","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AL20","710","280","3C","[24]"
"TYPEC0_SBU2","OffPage","24.USB TYPEC","24","SCHEMATIC1","C381.1","1503","1023","3B","[14]"
"TYPEC0_SBU1","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AK20","710","270","3D","[24]"
"TYPEC0_SBU1","OffPage","24.USB TYPEC","24","SCHEMATIC1","C379.1","1503","1013","3B","[14]"
"EMMC_D2","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U10H.J30","320","70","4D","[18]"
"EMMC_D2","OffPage","18.emmc","18","SCHEMATIC1","U14A.H5","452","530","4C","[12]"
"EMMC_DAT5","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.H2","579","359","4C","[28]"
"EMMC_DAT5","OffPage","28.GL3224","28","SCHEMATIC1","U35.37","507","968","4B","[27]"
"MMC_DAT5","OffPage","28.GL3224","28","SCHEMATIC1","U35.37","1397","155","2D","[27,28]"
"MMC_DAT5","OffPage","28.GL3224","28","SCHEMATIC1","U35.37","392","968","4B","[27,28]"
"I2C_SDA_PMIC","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","U1.18","450","640","4B","[6,15]"
"I2C_SDA_PMIC","OffPage","06.POWER2-CPU/GPU/ETC","6","SCHEMATIC1","U3.B1,U8.B1","210","160","5D","[5,15]"
"I2C_SDA_PMIC","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","R97.1,U10E.M26","1580","240","1D","[5,6]"
"MAC_TXD1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.G23","510","130","4D","[19]"
"MAC_TXD1","OffPage","19.GMAC","19","SCHEMATIC1","U15.24","1625","591","1C","[15]"
"TYPEC0_TX1P","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AL22","710","90","3D","[24]"
"TYPEC0_TX1P","OffPage","24.USB TYPEC","24","SCHEMATIC1","C388.1","1623","1143","3B","[14]"
"EMMC_DAT6","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.J2","578","369","4C","[28]"
"EMMC_DAT6","OffPage","28.GL3224","28","SCHEMATIC1","U35.42","512","903","4B","[27]"
"MMC_DAT6","OffPage","28.GL3224","28","SCHEMATIC1","U35.42","1392","106","2D","[27,28]"
"MMC_DAT6","OffPage","28.GL3224","28","SCHEMATIC1","U35.42","397","903","4B","[27,28]"
"TYPEC0_TX1N","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AK22","710","100","3D","[24]"
"TYPEC0_TX1N","OffPage","24.USB TYPEC","24","SCHEMATIC1","C386.1","1623","1133","3B","[14]"
"EMMC_DAT4","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.G1","578","349","4D","[28]"
"EMMC_DAT4","OffPage","28.GL3224","28","SCHEMATIC1","U35.38","510","947","4B","[27]"
"MMC_DAT4","OffPage","28.GL3224","28","SCHEMATIC1","U35.38","1394","142","2D","[27,28]"
"MMC_DAT4","OffPage","28.GL3224","28","SCHEMATIC1","U35.38","395","947","4B","[27,28]"
"EMMC_D6","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U10H.L31","320","110","4D","[18]"
"EMMC_D6","OffPage","18.emmc","18","SCHEMATIC1","U14A.J5","452","570","4C","[12]"
"MAC_TXD3","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.H23","510","90","4D","[19]"
"MAC_TXD3","OffPage","19.GMAC","19","SCHEMATIC1","U15.26","1625","561","1C","[15]"
"SV_RSTN","OffPage","27.SPR2801S","27","SCHEMATIC1","U34A.H12","1488","330","2D","[28]"
"SV_RSTN","OffPage","28.GL3224","28","SCHEMATIC1","C460.1,D10.3,D9.3,R242.1","1259","1313","2A","[27]"
"EMMC_CLKO","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","R83.2","320","140","4D","[18]"
"EMMC_CLKO","OffPage","18.emmc","18","SCHEMATIC1","R115.1,TP21.1","452","620","4C","[12]"
"MAC_TXD2","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.F24","510","80","4D","[19]"
"MAC_TXD2","OffPage","19.GMAC","19","SCHEMATIC1","U15.25","1625","571","1C","[15]"
"EMMC_D0","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U10H.J28","320","50","4D","[18]"
"EMMC_D0","OffPage","18.emmc","18","SCHEMATIC1","U14A.H3","452","510","4C","[12]"
"MAC_RXCLK","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.F25","510","230","4D","[19]"
"MAC_RXCLK","OffPage","19.GMAC","19","SCHEMATIC1","R126.2","1625","301","1D","[15]"
"EMMC_DAT0","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.E1","578","309","4D","[28]"
"EMMC_DAT0","OffPage","28.GL3224","28","SCHEMATIC1","U35.28","874","993","3B","[27]"
"MMC_DAT0","OffPage","28.GL3224","28","SCHEMATIC1","U35.28","759","993","4B","[27,28]"
"MMC_DAT0","OffPage","28.GL3224","28","SCHEMATIC1","U35.28","1474","398","2C","[27,28]"
"EMMC_D1","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U10H.J29","320","60","4D","[18]"
"EMMC_D1","OffPage","18.emmc","18","SCHEMATIC1","U14A.H4","452","520","4C","[12]"
"MAC_CRS","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.B27","510","240","4D","[19]"
"MAC_CRS","OffPage","19.GMAC","19","SCHEMATIC1","R149.2","1625","701","1C","[15]"
"EMMC_CLK","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.D1","578","279","4D","[28]"
"EMMC_CLK","OffPage","28.GL3224","28","SCHEMATIC1","U35.29","872","968","3B","[27]"
"MMC_CLK","OffPage","28.GL3224","28","SCHEMATIC1","U35.29","1474","388","2C","[27,28]"
"MMC_CLK","OffPage","28.GL3224","28","SCHEMATIC1","U35.29","757","968","4B","[27,28]"
"HOST0_DP","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10D.AB30","350","90","4D","[25]"
"HOST0_DP","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.16","470","1060","4B","[14,25]"
"HOST0_DP","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.16","554","920","4B","[14,25]"
"MAC_RXD2","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.E30","510","100","4D","[19]"
"MAC_RXD2","OffPage","19.GMAC","19","SCHEMATIC1","R138.2","1625","451","1C","[15]"
"CHG_CC_INT","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.R26","1470","100","2D","[24]"
"CHG_CC_INT","OffPage","24.USB TYPEC","24","SCHEMATIC1","R215.2,U23.5","963","1223","4B","[15,24]"
"CHG_CC_INT","OffPage","24.USB TYPEC","24","SCHEMATIC1","R215.2,U23.5","836","1507","4A","[15,24]"
"EMMC_CMD_SPR","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.E2","578","289","4D","[28]"
"EMMC_CMD_SPR","OffPage","28.GL3224","28","SCHEMATIC1","U35.30","875","947","3B","[27]"
"MMC_CMD","OffPage","28.GL3224","28","SCHEMATIC1","U35.30","1474","378","2C","[27,28]"
"MMC_CMD","OffPage","28.GL3224","28","SCHEMATIC1","U35.30","760","947","4B","[27,28]"
"TYPEC0_SBU2_DC","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AG17","710","310","3C","[24]"
"TYPEC0_SBU2_DC","OffPage","24.USB TYPEC","24","SCHEMATIC1","R207.1","1503","1053","3B","[14]"
"TYPEC0_RX1P","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AK21","710","120","3D","[24]"
"TYPEC0_RX1P","OffPage","24.USB TYPEC","24","SCHEMATIC1","J11.B11,U24.4,U24.7","1623","1173","3B","[14]"
"EMMC_DAT3","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.G2","579","339","4D","[28]"
"EMMC_DAT3","OffPage","28.GL3224","28","SCHEMATIC1","U35.31","876","925","3B","[27]"
"MMC_DAT3","OffPage","28.GL3224","28","SCHEMATIC1","U35.31","1474","368","2C","[27,28]"
"MMC_DAT3","OffPage","28.GL3224","28","SCHEMATIC1","U35.31","761","925","4B","[27,28]"
"TYPEC0_RX2N","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10S.AL23","710","190","3D","[24]"
"TYPEC0_RX2N","OffPage","24.USB TYPEC","24","SCHEMATIC1","J11.A10,U27.5,U27.6","1623","1223","3B","[14]"
"EMMC_DAT2","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.F1","578","329","4D","[28]"
"EMMC_DAT2","OffPage","28.GL3224","28","SCHEMATIC1","U35.32","877","903","3B","[27]"
"MMC_DAT2","OffPage","28.GL3224","28","SCHEMATIC1","U35.32","1474","358","2C","[27,28]"
"MMC_DAT2","OffPage","28.GL3224","28","SCHEMATIC1","U35.32","762","903","4B","[27,28]"
"UART2DBG_TX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AJ4","1400","990","2B","[25]"
"UART2DBG_TX","OffPage","25.PCIE&IO","25","SCHEMATIC1","R220.1","1276","1018","2B","[15]"
"UART2DBG_RX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AK2","1400","980","2B","[25]"
"UART2DBG_RX","OffPage","25.PCIE&IO","25","SCHEMATIC1","R221.1,R222.2","1279","1028","2B","[15]"
"EMMC_DAT7","OffPage","27.SPR2801S","27","SCHEMATIC1","U34B.K3","579","379","4C","[28]"
"EMMC_DAT7","OffPage","28.GL3224","28","SCHEMATIC1","U35.41","511","925","4B","[27]"
"MMC_DAT7","OffPage","28.GL3224","28","SCHEMATIC1","U35.41","1394","117","2D","[27,28]"
"MMC_DAT7","OffPage","28.GL3224","28","SCHEMATIC1","U35.41","396","925","4B","[27,28]"
"MAC_TXEN","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10I.H22","510","210","4D","[19]"
"MAC_TXEN","OffPage","19.GMAC","19","SCHEMATIC1","R142.2","1625","511","1C","[15]"
"GPIO0_B5/LED1_OUT","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.U30","810","280","2C","[25]"
"GPIO0_B5/LED1_OUT","OffPage","25.PCIE&IO","25","SCHEMATIC1","R218.1","941","326","3D","[11]"
"WL-SDIO-D2","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AG7","500","690","4B","[23]"
"WL-SDIO-D2","OffPage","23.WIFI","23","SCHEMATIC1","R194.2,U21.14","1565","288","2D","[15]"
"WL-SDIO-D3","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AE8","500","700","4B","[23]"
"WL-SDIO-D3","OffPage","23.WIFI","23","SCHEMATIC1","R195.2,U21.15","1565","298","2D","[15]"
"WL-SDIO-CMD","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AH6","500","720","4B","[23]"
"WL-SDIO-CMD","OffPage","23.WIFI","23","SCHEMATIC1","R189.2,U21.16","1565","258","2D","[15]"
"WL-SDIO-CLK","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AF7","500","730","4B","[23]"
"WL-SDIO-CLK","OffPage","23.WIFI","23","SCHEMATIC1","U21.17","1567","308","2D","[15]"
"WL-SDIO-D0","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AD8","500","670","4C","[23]"
"WL-SDIO-D0","OffPage","23.WIFI","23","SCHEMATIC1","R192.2,U21.18","1565","268","2D","[15]"
"MIPI_TX0_D3N","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AH9","340","600","4B","[21]"
"MIPI_TX0_D3N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.2","1247","422","2C","[17]"
"MIPI_TX0_D3P","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AG9","340","590","4B","[21]"
"MIPI_TX0_D3P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.3","1247","432","2C","[17]"
"MIPI_TX0_D2N","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AH11","340","570","4B","[21]"
"MIPI_TX0_D2N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.5","1247","452","2C","[17]"
"MIPI_TX0_D2P","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AG11","340","560","4B","[21]"
"MIPI_TX0_D2P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.6","1247","462","2C","[17]"
"MIPI_TX0_CLKN","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AH12","340","540","4B","[21]"
"MIPI_TX0_CLKN","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.8","1247","482","2C","[17]"
"MIPI_TX0_CLKP","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AG12","340","530","4B","[21]"
"MIPI_TX0_CLKP","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.9","1247","492","2C","[17]"
"MIPI_TX0_D1N","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AH14","340","510","4B","[21]"
"MIPI_TX0_D1N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.11","1247","512","2C","[17]"
"OTP_OUT_H","OffPage","06.POWER2-CPU/GPU/ETC","6","SCHEMATIC1","D2.1","930","740","2A","[15]"
"OTP_OUT_H","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.P26","1470","140","2D","[6]"
"MIPI_TX0_D1P","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AG14","340","500","4B","[21]"
"MIPI_TX0_D1P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.12","1247","522","2C","[17]"
"DDR0_D8","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE14","240","1090","5B","[10]"
"DDR0_D8","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AF2","770","160","3D","[9]"
"MIPI_TX0_D0N","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AH15","340","480","4B","[21]"
"MIPI_TX0_D0N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.14","1247","542","2C","[17]"
"DDR0_D6","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG5","240","1070","5B","[10]"
"DDR0_D6","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.W1","770","140","3D","[9]"
"MIPI_TX0_D0P","OffPage","17.RK3399 Display","17","SCHEMATIC1","U10Q.AG15","340","470","4B","[21]"
"MIPI_TX0_D0P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.15","1247","552","2C","[17]"
"DDR1_D5","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D19","890","420","4C","[10]"
"DDR1_D5","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A17","120","130","5D","[9]"
"DDR1_A5","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E24,U11A.E9","130","690","5C","[9,10]"
"DDR1_A5","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E24,U11A.E9","890","690","4C","[9,10]"
"DDR1_A5","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A8","550","130","4D","[9]"
"DDR0_D4","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH4","240","1050","5B","[10]"
"DDR0_D4","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.Y2","770","120","3D","[9]"
"DDR1_CS1N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B22","890","720","4C","[10]"
"DDR1_CS1N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A2","550","340","4C","[9]"
"DDR1_D2","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B17","890","390","4C","[10]"
"DDR1_D2","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B16","120","100","5D","[9]"
"DDR0_CS1N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH7","730","1050","4B","[10]"
"DDR0_CS1N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.B1","1200","340","2C","[9]"
"DDR0_D17","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE16","250","220","5D","[10]"
"DDR0_D17","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.V2","770","250","3D","[9]"
"PGOOD_VDD12","OffPage","28.GL3224","28","SCHEMATIC1","D9.1,U36.5","915","1263","3A","[28]"
"PGOOD_VDD12","OffPage","28.GL3224","28","SCHEMATIC1","D9.1,U36.5","243","729","5C","[28]"
"DDR1_D15","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C25","890","520","4C","[10]"
"DDR1_D15","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B14","120","230","5D","[9]"
"LOG_DVS_PWM","OffPage","06.POWER2-CPU/GPU/ETC","6","SCHEMATIC1","R23.1,R25.1,R26.1","320","470","4C","[15]"
"LOG_DVS_PWM","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.M28","1490","290","2D","[6]"
"DDR1_DQS3P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B12","130","580","5C","[10]"
"DDR1_DQS3P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D24","120","540","5C","[9]"
"AP-WAKE-BT","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AL4","500","740","4B","[23]"
"AP-WAKE-BT","OffPage","23.WIFI","23","SCHEMATIC1","R201.2,U21.6","1559","461","2C","[15]"
"DDR0_DQS1M","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG12","240","1200","5B","[10]"
"DDR0_DQS1M","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AD4","770","510","3C","[9]"
"DDR0_DQS3M","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG27","250","40","5D","[10]"
"DDR0_DQS3M","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.R4","770","550","3C","[9]"
"DDR1_D21","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D4","130","420","5C","[10]"
"DDR1_D21","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B21","120","290","5C","[9]"
"VDD_GPU_FB","OffPage","06.POWER2-CPU/GPU/ETC","6","SCHEMATIC1","R33.1,U8.A4","550","780","4A","[8]"
"VDD_GPU_FB","OffPage","08.RK3399 POWER","8","SCHEMATIC1","U10W.T15","630","470","4C","[6]"
"EDP_CABC_EN2","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.P24","810","300","2C","[21]"
"EDP_CABC_EN2","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.21","1297","612","2C","[11]"
"DDR0_CS0N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AJ7","730","1060","4B","[10]"
"DDR0_CS0N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.M6","1200","330","2C","[9]"
"DDR0_D26","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF28","250","130","5D","[10]"
"DDR0_D26","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.N1","770","340","3C","[9]"
"CPU_B_SLEEP","OffPage","06.POWER2-CPU/GPU/ETC","6","SCHEMATIC1","U3.A1","130","220","5D","[6,15]"
"CPU_B_SLEEP","OffPage","06.POWER2-CPU/GPU/ETC","6","SCHEMATIC1","U3.A1","210","150","5D","[6,15]"
"CPU_B_SLEEP","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.M27","1490","270","2D","[6]"
"DDR1_CLK0P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R64.2,U11A.B23","890","740","4C","[10]"
"DDR1_CLK0P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D9","550","250","4D","[9]"
"DDR0_D29","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH26","250","100","5D","[10]"
"DDR0_D29","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.L1","770","370","3C","[9]"
"LCD_RST_H1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.M24","1470","220","2D","[21]"
"LCD_RST_H1","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.20","1297","602","2C","[15]"
"DDR1_D12","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D26","890","490","4C","[10]"
"DDR1_D12","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A12","120","200","5D","[9]"
"GPU_SLEEP","OffPage","06.POWER2-CPU/GPU/ETC","6","SCHEMATIC1","U8.A1","200","860","5A","[15]"
"GPU_SLEEP","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.M25","1470","230","2D","[6]"
"HP_HOOK","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10V.AG25","560","340","4D","[22]"
"HP_HOOK","OffPage","22.AUDIO","22","SCHEMATIC1","C356.2,R176.2,R178.1","1164","745","3B","[13]"
"DDR0_DM0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE3","730","1140","4B","[10]"
"DDR0_DM0","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.Y5","770","420","3C","[9]"
"VDD_CPU_B_FB","OffPage","06.POWER2-CPU/GPU/ETC","6","SCHEMATIC1","R13.1,U3.A4","420","150","4D","[8]"
"VDD_CPU_B_FB","OffPage","08.RK3399 POWER","8","SCHEMATIC1","U10W.N18","630","220","4D","[6]"
"TOUCH_INT_L1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AE6","1400","1040","2A","[21]"
"TOUCH_INT_L1","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.25","1297","652","2C","[15]"
"DDR1_D6","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C20","890","430","4C","[10]"
"DDR1_D6","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A18","120","140","5D","[9]"
"TOUCH_RST_L1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AK4","1400","1050","2A","[21]"
"TOUCH_RST_L1","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.26","1297","662","2C","[15]"
"DDR1_DM1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E27","890","620","4C","[10]"
"DDR1_DM1","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.E14","120","430","5C","[9]"
"DDR1_D7","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E20","890","440","4C","[10]"
"DDR1_D7","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B18","120","150","5D","[9]"
"DDR0_D9","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG14","240","1100","5B","[10]"
"DDR0_D9","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AE2","770","170","3D","[9]"
"DDR1_DM3","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E12","130","620","5C","[10]"
"DDR1_DM3","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.E23","120","450","5C","[9]"
"DDR0_D15","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG10","240","1160","5B","[10]"
"DDR0_D15","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AC2","770","230","3D","[9]"
"DDR0_CLK0P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R62.2,U11A.AH8","730","1040","4B","[10]"
"DDR0_CLK0P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.H4","1200","250","2D","[9]"
"SV_EXT_RESET_N","OffPage","28.GL3224","28","SCHEMATIC1","D9.2,R240.1,U35.36","1474","318","2D","[28]"
"SV_EXT_RESET_N","OffPage","28.GL3224","28","SCHEMATIC1","D9.2,R240.1,U35.36","881","1223","3A","[28]"
"DDR0_D3","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF2","240","1040","5B","[10]"
"DDR0_D3","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AA1","770","110","3D","[9]"
"DC_DET_H","OffPage","07.POWER3-3.3V/5V","7","SCHEMATIC1","Q6.2","100","270","5C","[15]"
"DC_DET_H","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.M29","1470","300","2D","[7]"
"PGOOD_VDD18","OffPage","28.GL3224","28","SCHEMATIC1","R238.1,U39.1","616","1369","4A","[28]"
"PGOOD_VDD18","OffPage","28.GL3224","28","SCHEMATIC1","R238.1,U39.1","336","842","5B","[28]"
"DDR0_D5","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF4","240","1060","5B","[10]"
"DDR0_D5","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.Y1","770","130","3D","[9]"
"LCD_BL_PWM1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AF5","1400","970","2B","[21]"
"LCD_BL_PWM1","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.17,J7.17","1247","572","2C","[15,21]"
"LCD_BL_PWM1","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J6.17,J7.17","701","1042","4B","[15,21]"
"DDR0_A0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH21,U11A.AH6","750","110","4D","[9,10]"
"DDR0_A0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH21,U11A.AH6","730","1120","4B","[9,10]"
"DDR0_A0","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.F2","1200","80","2D","[9]"
"PGOOD_VDD09","OffPage","28.GL3224","28","SCHEMATIC1","D10.2,U39.5","281","1341","5A","[28]"
"PGOOD_VDD09","OffPage","28.GL3224","28","SCHEMATIC1","D10.2,U39.5","954","1351","3A","[28]"
"DDR0_D27","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH28","250","120","5D","[10]"
"DDR0_D27","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.M1","770","350","3C","[9]"
"DDR1_DM2","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E3","130","610","5C","[10]"
"DDR1_DM2","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.E20","120","440","5C","[9]"
"DDR0_D30","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE25","250","90","5D","[10]"
"DDR0_D30","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.M2","770","380","3C","[9]"
"DDR1_A4","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D24,U11A.D9","130","680","5C","[9,10]"
"DDR1_A4","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D24,U11A.D9","890","680","4C","[9,10]"
"DDR1_A4","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B8","550","120","4D","[9]"
"DDR0_A4","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF24,U11A.AF9","750","150","4D","[9,10]"
"DDR0_A4","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF24,U11A.AF9","730","1080","4B","[9,10]"
"DDR0_A4","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.H2","1200","120","2D","[9]"
"DDR1_D23","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E5","130","440","5C","[10]"
"DDR1_D23","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A22","120","310","5C","[9]"
"DDR0_D25","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG29","250","140","5D","[10]"
"DDR0_D25","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.P2","770","330","3C","[9]"
"DDR0_DQS2P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH18","250","70","5D","[10]"
"DDR0_DQS2P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.U4","770","520","3C","[9]"
"DDR0_DQS3P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH27","250","50","5D","[10]"
"DDR0_DQS3P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.P4","770","540","3C","[9]"
"5V_SWITCH","OffPage","07.POWER3-3.3V/5V","7","SCHEMATIC1","Q5.3,R42.2,R50.2","420","250","4C","[7]"
"5V_SWITCH","OffPage","07.POWER3-3.3V/5V","7","SCHEMATIC1","Q5.3,R42.2,R50.2","190","560","5B","[7]"
"DDR0_D13","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH11","240","1140","5B","[10]"
"DDR0_D13","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AD1","770","210","3D","[9]"
"TYPEC0_U2VBUSDET","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","C268.1,D5.2,R95.2,R96.2,U10D.AK30","310","150","5D","[14]"
"TYPEC0_U2VBUSDET","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","C268.1,D5.2,R95.2,R96.2,U10D.AK30","560","810","4B","[14]"
"DDR0_D21","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF19","250","180","5D","[10]"
"DDR0_D21","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.T2","770","290","3C","[9]"
"DDR1_D19","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D2","130","400","5C","[10]"
"DDR1_D19","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B20","120","270","5D","[9]"
"DDR0_D24","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE29","250","150","5D","[10]"
"DDR0_D24","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.P1","770","320","3C","[9]"
"DDR1_D10","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D28","890","470","4C","[10]"
"DDR1_D10","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A11","120","180","5D","[9]"
"USB3_DM","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10D.AH24","350","260","4D","[26]"
"USB3_DM","OffPage","26.USB TYPEA","26","SCHEMATIC1","ED17.1,J16.B2","328","234","4C","[14]"
"SDMMC0_D3","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED6.1,J2.2,U10F.U27","380","400","4C","[12]"
"SDMMC0_D3","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED6.1,J2.2,U10F.U27","640","380","3C","[12]"
"DDR0_D1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE1","240","1020","5B","[10]"
"DDR0_D1","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AB1","770","90","3D","[9]"
"BT-UART-RTS","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AL5","500","660","4C","[23]"
"BT-UART-RTS","OffPage","23.WIFI","23","SCHEMATIC1","R196.1,U21.44","1565","348","2D","[15]"
"USB3_DP","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10D.AG24","350","250","4D","[26]"
"USB3_DP","OffPage","26.USB TYPEA","26","SCHEMATIC1","ED18.1,J16.B3","330","244","4C","[14]"
"SDMMC0_D1","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED2.1,J2.8,U10F.Y26","380","380","4C","[12]"
"SDMMC0_D1","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED2.1,J2.8,U10F.Y26","640","440","3B","[12]"
"DDR1_D29","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B11","130","500","5C","[10]"
"DDR1_D29","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A26","120","370","5C","[9]"
"BT-UART-TX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AH8","500","640","4C","[23]"
"BT-UART-TX","OffPage","23.WIFI","23","SCHEMATIC1","R197.1,U21.43","1565","328","2D","[15]"
"SDMMC0_D0","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED3.1,J2.7,U10F.Y27","640","430","3B","[12]"
"SDMMC0_D0","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED3.1,J2.7,U10F.Y27","380","370","4C","[12]"
"DDR0_CKE0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF22,U11A.AF7","730","1020","4B","[9,10]"
"DDR0_CKE0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF22,U11A.AF7","750","210","4D","[9,10]"
"DDR0_CKE0","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.E1","1200","300","2C","[9]"
"BT-UART-RX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AE9","500","630","4C","[23]"
"BT-UART-RX","OffPage","23.WIFI","23","SCHEMATIC1","R198.1,U21.42","1565","338","2D","[15]"
"DDR0_CS2N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AJ22","750","170","4D","[10]"
"DDR0_CS2N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.M5","1200","350","2C","[9]"
"BT-UART-CTS","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AG8","500","650","4C","[23]"
"BT-UART-CTS","OffPage","23.WIFI","23","SCHEMATIC1","R199.1,U21.41","1565","358","2C","[15]"
"SDMMC0_CMD","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED5.1,J2.3,U10F.V25","380","420","4B","[12]"
"SDMMC0_CMD","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED5.1,J2.3,U10F.V25","640","390","3C","[12]"
"DDR1_A2","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E23,U11A.E8","130","660","5C","[9,10]"
"DDR1_A2","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E23,U11A.E8","890","660","4C","[9,10]"
"DDR1_A2","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B9","550","100","4D","[9]"
"SDMMC0_CLK","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","R86.1,U10F.V29","640","410","3B","[12]"
"SDMMC0_CLK","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","R86.1,U10F.V29","380","410","4B","[12]"
"DDR1_D18","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B2","130","390","5C","[10]"
"DDR1_D18","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A20","120","260","5D","[9]"
"PCIE_RX1_N","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AH31","1270","430","2D","[25]"
"PCIE_RX1_N","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.5","350","870","5B","[13]"
"DDR0_RST","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE15","250","240","5D","[10]"
"DDR0_RST","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.L7","1200","490","2C","[9]"
"PCIE_RX0_N","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AF31","1270","370","2D","[25]"
"PCIE_RX0_N","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.11","350","900","5B","[13]"
"DDR1_DQS2P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B3","130","550","5C","[10]"
"DDR1_DQS2P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D21","120","520","5C","[9]"
"PCIE_RX1_P","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AH30","1270","420","2D","[25]"
"PCIE_RX1_P","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.3","351","860","5B","[13]"
"DDR0_DM2","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE18","750","90","4D","[10]"
"DDR0_DM2","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.U5","770","440","3C","[9]"
"DDR1_DQS1M","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C27","890","590","4C","[10]"
"DDR1_DQS1M","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D14","120","510","5C","[9]"
"PCIE_RX0_P","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AF30","1270","360","2D","[25]"
"PCIE_RX0_P","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.9","350","890","5B","[13]"
"SDMMC0_D2","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED7.1,J2.1,U10F.Y28","640","370","3C","[12]"
"SDMMC0_D2","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED7.1,J2.1,U10F.Y28","380","390","4C","[12]"
"DDR1_DQS2M","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C3","130","560","5C","[10]"
"DDR1_DQS2M","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D20","120","530","5C","[9]"
"PCIE_REF_CLKP","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AD31","1270","570","2C","[25]"
"PCIE_REF_CLKP","OffPage","25.PCIE&IO","25","SCHEMATIC1","C397.2","280","920","5B","[13]"
"DDR0_DM1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE12","730","1130","4B","[10]"
"DDR0_DM1","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AC5","770","430","3C","[9]"
"PCIE_REF_CLKN","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AD30","1270","580","2C","[25]"
"PCIE_REF_CLKN","OffPage","25.PCIE&IO","25","SCHEMATIC1","C398.2","280","929","5B","[13]"
"I2S0_SDI1SDO3","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AE5","470","1030","4A","[25]"
"I2S0_SDI1SDO3","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.37","414","363","4C","[15]"
"DDR0_D19","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF17","250","200","5D","[10]"
"DDR0_D19","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.U2","770","270","3D","[9]"
"PWR_KEY","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","R9.1","300","830","4A","[25]"
"PWR_KEY","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.21","350","950","5B","[5]"
"DDR1_D30","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E10","130","510","5C","[10]"
"DDR1_D30","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B25","120","380","5C","[9]"
"GPIO1_A0","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.R25","1470","80","2D","[25]"
"GPIO1_A0","OffPage","25.PCIE&IO","25","SCHEMATIC1","J13.23","350","960","5B","[15]"
"DDR0_A1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF21,U11A.AF6","750","120","4D","[9,10]"
"DDR0_A1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF21,U11A.AF6","730","1110","4B","[9,10]"
"DDR0_A1","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.F1","1200","90","2D","[9]"
"PCIE_TX1P","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AG30","1270","390","2D","[25]"
"PCIE_TX1P","OffPage","25.PCIE&IO","25","SCHEMATIC1","C393.1","631","860","4B","[13]"
"DDR1_D16","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C1","130","370","5D","[10]"
"DDR1_D16","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A19","120","240","5D","[9]"
"PCIE_TX1N","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AG31","1270","400","2D","[25]"
"PCIE_TX1N","OffPage","25.PCIE&IO","25","SCHEMATIC1","C394.1","631","870","4B","[13]"
"DDR1_D14","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E25","890","510","4C","[10]"
"DDR1_D14","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A14","120","220","5D","[9]"
"PCIE_TX0P","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AE30","1270","330","2D","[25]"
"PCIE_TX0P","OffPage","25.PCIE&IO","25","SCHEMATIC1","C395.1","631","890","4B","[13]"
"DDR0_D14","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE10","240","1150","5B","[10]"
"DDR0_D14","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AC1","770","220","3D","[9]"
"PCIE_TX0N","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","U10O.AE31","1270","340","2D","[25]"
"PCIE_TX0N","OffPage","25.PCIE&IO","25","SCHEMATIC1","C396.1","631","900","4B","[13]"
"DDR1_CS3N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B7","130","720","5C","[10]"
"DDR1_CS3N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B3","550","360","4C","[9]"
"DDR1_A3","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B24,U11A.B9","130","670","5C","[9,10]"
"DDR1_A3","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B24,U11A.B9","890","670","4C","[9,10]"
"DDR1_A3","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A9","550","110","4D","[9]"
"BT-WAKE-AP","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.AA25","810","200","2C","[23]"
"BT-WAKE-AP","OffPage","23.WIFI","23","SCHEMATIC1","U21.7","1559","451","2C","[11]"
"DDR1_D11","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B28","890","480","4C","[10]"
"DDR1_D11","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B13","120","190","5D","[9]"
"WL-SDIO-D1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AK5","500","680","4B","[23]"
"WL-SDIO-D1","OffPage","23.WIFI","23","SCHEMATIC1","R193.2,U21.19","1565","278","2D","[15]"
"DDR1_DQS0P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B18","890","550","4C","[10]"
"DDR1_DQS0P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D18","120","480","5C","[9]"
"DDR0_A5","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE24,U11A.AE9","750","160","4D","[9,10]"
"DDR0_A5","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE24,U11A.AE9","730","1070","4B","[9,10]"
"DDR0_A5","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.H1","1200","130","2D","[9]"
"DDR1_D27","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B13","130","480","5C","[10]"
"DDR1_D27","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A25","120","350","5C","[9]"
"DDR0_CLK0N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R63.2,U11A.AG8","730","1030","4B","[10]"
"DDR0_CLK0N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.J4","1200","260","2D","[9]"
"HP_DET_H","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AH5","1400","1080","2A","[22]"
"HP_DET_H","OffPage","22.AUDIO","22","SCHEMATIC1","C359.1,R179.2,R180.1","1157","774","3B","[15]"
"DDR1_D26","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D13","130","470","5C","[10]"
"DDR1_D26","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A24","120","340","5C","[9]"
"RTC_CLKO_WIFI","OffPage","05.POWER1-RK808-D","5","SCHEMATIC1","R5.1,U1.67","1122","732","2A","[23]"
"RTC_CLKO_WIFI","OffPage","23.WIFI","23","SCHEMATIC1","R203.1,R204.2","1559","471","2C","[5]"
"DDR1_D28","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D11","130","490","5C","[10]"
"DDR1_D28","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B24","120","360","5C","[9]"
"WL-REG-ON","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.W31","810","270","2C","[23]"
"WL-REG-ON","OffPage","23.WIFI","23","SCHEMATIC1","R188.1","1559","481","2C","[11]"
"DDR1_A1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D21,U11A.D6","890","650","4C","[9,10]"
"DDR1_A1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D21,U11A.D6","130","650","5C","[9,10]"
"DDR1_A1","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A10","550","90","4D","[9]"
"DDR0_D2","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH2","240","1030","5B","[10]"
"DDR0_D2","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AA2","770","100","3D","[9]"
"DDR1_CLK1P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R60.2,U11A.B8","130","740","5C","[10]"
"DDR1_CLK1P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.E9","550","270","4D","[9]"
"DDR0_DM3","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE27","750","100","4D","[10]"
"DDR0_DM3","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.P5","770","450","3C","[9]"
"DDR0_DQS2M","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG18","250","60","5D","[10]"
"DDR0_DQS2M","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.V4","770","530","3C","[9]"
"DDR1_D25","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C14","130","460","5C","[10]"
"DDR1_D25","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B23","120","330","5C","[9]"
"DDR1_D9","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C29","890","460","4C","[10]"
"DDR1_D9","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B12","120","170","5D","[9]"
"DDR1_D8","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E29","890","450","4C","[10]"
"DDR1_D8","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B11","120","160","5D","[9]"
"DDR0_D7","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE5","240","1080","5B","[10]"
"DDR0_D7","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.W2","770","150","3D","[9]"
"DDR0_D28","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF26","250","110","5D","[10]"
"DDR0_D28","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.N2","770","360","3C","[9]"
"DDR0_CKE1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE22,U11A.AE7","750","220","4D","[9,10]"
"DDR0_CKE1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE22,U11A.AE7","730","1010","4B","[9,10]"
"DDR0_CKE1","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.F5","1200","310","2C","[9]"
"DDR1_D1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E16","890","380","4D","[10]"
"DDR1_D1","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A15","120","90","5D","[9]"
"DDR1_A0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B21,U11A.B6","130","640","5C","[9,10]"
"DDR1_A0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B21,U11A.B6","890","640","4C","[9,10]"
"DDR1_A0","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B10","550","80","4D","[9]"
"DDR0_DQS0P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH3","240","1170","5B","[10]"
"DDR0_DQS0P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.Y4","770","480","3C","[9]"
"DDR1_D24","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E14","130","450","5C","[10]"
"DDR1_D24","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A23","120","320","5C","[9]"
"DDR1_CLK0N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R65.2,U11A.C23","890","750","4C","[10]"
"DDR1_CLK0N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D8","550","260","4D","[9]"
"DDR0_DQS0M","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG3","240","1180","5B","[10]"
"DDR0_DQS0M","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AA4","770","490","3C","[9]"
"DDR1_D0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C16","890","370","4D","[10]"
"DDR1_D0","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B15","120","80","5D","[9]"
"DDR0_D11","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH13","240","1120","5B","[10]"
"DDR0_D11","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AD2","770","190","3D","[9]"
"MIPI_RX0_D3N","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AL11","390","550","4B","[21]"
"MIPI_RX0_D3N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.2","660","443","4C","[16]"
"DDR0_D18","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH17","250","210","5D","[10]"
"DDR0_D18","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.U1","770","260","3D","[9]"
"MIPI_RX0_D3P","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AK11","390","540","4B","[21]"
"MIPI_RX0_D3P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.3","660","453","4C","[16]"
"DDR1_D17","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E1","130","380","5D","[10]"
"DDR1_D17","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B19","120","250","5D","[9]"
"I2C7_SCL_HDMI","OffPage","16.RK3399 DVP","16","SCHEMATIC1","R106.1,U10L.H28","590","230","3C","[16,20]"
"I2C7_SCL_HDMI","OffPage","16.RK3399 DVP","16","SCHEMATIC1","R106.1,U10L.H28","380","140","4D","[16,20]"
"I2C7_SCL_HDMI","OffPage","20.HDMI","20","SCHEMATIC1","Q15.2,R154.2","237","215","5D","[16,20]"
"I2C7_SCL_HDMI","OffPage","20.HDMI","20","SCHEMATIC1","Q15.2,R154.2","277","805","5A","[16,20]"
"MIPI_RX0_D2N","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AL12","390","520","4B","[21]"
"MIPI_RX0_D2N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.5","660","473","4C","[16]"
"DDR0_D31","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG25","250","80","5D","[10]"
"DDR0_D31","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.L2","770","390","3C","[9]"
"I2C7_SDA_HDMI","OffPage","16.RK3399 DVP","16","SCHEMATIC1","R105.1,U10L.G30","590","210","3C","[16,20]"
"I2C7_SDA_HDMI","OffPage","16.RK3399 DVP","16","SCHEMATIC1","R105.1,U10L.G30","380","120","4D","[16,20]"
"I2C7_SDA_HDMI","OffPage","20.HDMI","20","SCHEMATIC1","Q17.2,R158.2","277","815","5A","[16,20]"
"I2C7_SDA_HDMI","OffPage","20.HDMI","20","SCHEMATIC1","Q17.2,R158.2","237","375","5C","[16,20]"
"MIPI_RX0_D2P","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AK12","390","510","4B","[21]"
"MIPI_RX0_D2P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.6","660","483","4C","[16]"
"DDR0_CS3N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH22","750","180","4D","[10]"
"DDR0_CS3N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.C2","1200","360","2C","[9]"
"MIPI_RX0_CLKN","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AL13","390","490","4B","[21]"
"MIPI_RX0_CLKN","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.8","660","503","4C","[16]"
"DDR1_DM0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E18","890","610","4C","[10]"
"DDR1_DM0","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.E17","120","420","5C","[9]"
"MIPI_RX0_CLKP","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AK13","390","480","4B","[21]"
"MIPI_RX0_CLKP","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.9","660","513","4C","[16]"
"DDR1_D3","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D17","890","400","4C","[10]"
"DDR1_D3","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A16","120","110","5D","[9]"
"MIPI_RX0_D1N","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AL14","390","460","4B","[21]"
"MIPI_RX0_D1N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.11","660","533","4C","[16]"
"DDR0_DQS1P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH12","240","1190","5B","[10]"
"DDR0_DQS1P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AC4","770","500","3C","[9]"
"GL_SSTXM","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10T.AK26","1240","100","2D","[28]"
"GL_SSTXM","OffPage","28.GL3224","28","SCHEMATIC1","C433.2","318","56","5D","[14]"
"MIPI_RX0_D1P","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AK14","390","450","4B","[21]"
"MIPI_RX0_D1P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.12","660","543","4C","[16]"
"DDR0_D20","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH19","250","190","5D","[10]"
"DDR0_D20","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.T1","770","280","3C","[9]"
"GL_SSTXP","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10T.AL26","1240","90","2D","[28]"
"GL_SSTXP","OffPage","28.GL3224","28","SCHEMATIC1","C434.2","318","90","5D","[14]"
"MIPI_RX0_D0N","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AL15","390","430","4B","[21]"
"MIPI_RX0_D0N","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.14","660","563","4C","[16]"
"DDR0_ODT0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R72.1,R73.1,U11A.AE21,U11A.AE6","850","240","4D","[9]"
"DDR0_ODT0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R72.1,R73.1,U11A.AE21,U11A.AE6","760","960","4B","[9]"
"GL_SSRXM","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10T.AL25","1240","130","2D","[28]"
"GL_SSRXM","OffPage","28.GL3224","28","SCHEMATIC1","C436.2","317","139","5D","[14]"
"MIPI_RX0_D0P","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10R.AK15","390","420","4B","[21]"
"MIPI_RX0_D0P","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.15","660","573","4C","[16]"
"DDR1_D4","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B19","890","410","4C","[10]"
"DDR1_D4","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B17","120","120","5D","[9]"
"GL_SSRXP","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10T.AK25","1240","120","2D","[28]"
"GL_SSRXP","OffPage","28.GL3224","28","SCHEMATIC1","C438.2","317","173","5D","[14]"
"DDR1_CKE0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D22,U11A.D7","130","770","5C","[9,10]"
"DDR1_CKE0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.D22,U11A.D7","890","770","4C","[9,10]"
"DDR1_CKE0","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A5","550","300","4C","[9]"
"DDR1_CKE1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E22,U11A.E7","130","780","5C","[9,10]"
"DDR1_CKE1","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.E22,U11A.E7","890","780","4C","[9,10]"
"DDR1_CKE1","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.E6","550","310","4C","[9]"
"DDR0_D22","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG20","250","170","5D","[10]"
"DDR0_D22","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.R2","770","300","3C","[9]"
"DDR1_D13","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B26","890","500","4C","[10]"
"DDR1_D13","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A13","120","210","5D","[9]"
"DDR1_CLK1N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R61.2,U11A.C8","130","750","5C","[10]"
"DDR1_CLK1N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.E8","550","280","4C","[9]"
"CSI_RST_C","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.P25","810","220","2C","[21]"
"CSI_RST_C","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.20","710","623","4C","[11]"
"DDR0_A3","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH24,U11A.AH9","750","140","4D","[9,10]"
"DDR0_A3","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AH24,U11A.AH9","730","1090","4B","[9,10]"
"DDR0_A3","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.G2","1200","110","2D","[9]"
"I2C2_SDA_3V0","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.3,U29.1","414","193","4D","[25]"
"I2C2_SDA_3V0","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.3,U29.1","1478","690","2C","[25]"
"DDR1_CS0N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.A22","890","710","4C","[10]"
"DDR1_CS0N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.F12","550","330","4C","[9]"
"DDR0_D16","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG16","250","230","5D","[10]"
"DDR0_D16","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.V1","770","240","3D","[9]"
"DDR0_A2","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE23,U11A.AE8","750","130","4D","[9,10]"
"DDR0_A2","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE23,U11A.AE8","730","1100","4B","[9,10]"
"DDR0_A2","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.G1","1200","100","2D","[9]"
"DDR1_DQS0M","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C18","890","560","4C","[10]"
"DDR1_DQS0M","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D17","120","490","5C","[9]"
"DDR1_D22","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C5","130","430","5C","[10]"
"DDR1_D22","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B22","120","300","5C","[9]"
"DDR0_D10","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF13","240","1110","5B","[10]"
"DDR0_D10","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AF1","770","180","3D","[9]"
"DDR0_D0","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AG1","240","1010","5B","[10]"
"DDR0_D0","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AB2","770","80","3D","[9]"
"DDR0_D23","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AE20","250","160","5D","[10]"
"DDR0_D23","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.R1","770","310","3C","[9]"
"I2C2_SCL","OffPage","16.RK3399 DVP","16","SCHEMATIC1","R104.1,U10L.H25","590","190","3D","[16,21,25]"
"I2C2_SCL","OffPage","16.RK3399 DVP","16","SCHEMATIC1","R104.1,U10L.H25","380","60","4D","[16,21,25]"
"I2C2_SCL","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.23,J6.23","1297","632","2C","[16,21,25]"
"I2C2_SCL","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.23,J6.23","710","653","4C","[16,21,25]"
"I2C2_SCL","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.28,U29.5","1232","720","2C","[16,21,25]"
"I2C2_SCL","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.28,U29.5","618","313","4D","[16,21,25]"
"DDR1_DQS3M","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C12","130","590","5C","[10]"
"DDR1_DQS3M","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D23","120","550","5C","[9]"
"I2C2_SDA","OffPage","16.RK3399 DVP","16","SCHEMATIC1","R103.1,U10L.G31","590","170","3D","[16,21,25]"
"I2C2_SDA","OffPage","16.RK3399 DVP","16","SCHEMATIC1","R103.1,U10L.G31","380","50","4D","[16,21,25]"
"I2C2_SDA","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.24,J6.24","710","663","4C","[16,21,25]"
"I2C2_SDA","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.24,J6.24","1297","642","2C","[16,21,25]"
"I2C2_SDA","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.27,U29.4","414","313","4D","[16,21,25]"
"I2C2_SDA","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.27,U29.4","1477","720","2C","[16,21,25]"
"DDR0_D12","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.AF11","240","1130","5B","[10]"
"DDR0_D12","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.AE1","770","200","3D","[9]"
"DDR1_D20","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B4","130","410","5C","[10]"
"DDR1_D20","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.A21","120","280","5C","[9]"
"DVP_PDN0_H","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AD9","500","750","4B","[21]"
"DVP_PDN0_H","OffPage","21.MIPI-CSI","21","SCHEMATIC1","J5.25","710","673","4C","[15]"
"I2C2_SCL_3V0","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.5,U29.8","414","203","4D","[25]"
"I2C2_SCL_3V0","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.5,U29.8","1233","690","2C","[25]"
"DDR1_DQS1P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.B27","890","580","4C","[10]"
"DDR1_DQS1P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.D15","120","500","5C","[9]"
"ADKEY_IN","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","C256.1,ED8.1,R87.1,R88.1,U10V.AH26","690","330","3D","[13]"
"ADKEY_IN","OffPage","13.RK3399 SARADC/HOST","13","SCHEMATIC1","C256.1,ED8.1,R87.1,R88.1,U10V.AH26","320","690","4B","[13]"
"DDR1_CS2N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.A7","130","710","5C","[10]"
"DDR1_CS2N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.F11","550","350","4C","[9]"
"DDR1_D31","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","U11A.C10","130","520","5C","[10]"
"DDR1_D31","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10A.B26","120","390","5C","[9]"
"BT-PCM-DOUT","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AD6","470","1140","4A","[22,23]"
"BT-PCM-DOUT","OffPage","23.WIFI","23","SCHEMATIC1","U21.25","1565","408","2C","[15,22]"
"BT-PCM-DOUT","OffPage","22.AUDIO","22","SCHEMATIC1","R166.1","214","401","5C","[15,23]"
"DDR0_CLK1P","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R58.2,U11A.AH23","750","190","4D","[10]"
"DDR0_CLK1P","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.H5","1200","270","2D","[9]"
"BT-PCM-DIN","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AC6","470","1150","4A","[22,23]"
"BT-PCM-DIN","OffPage","23.WIFI","23","SCHEMATIC1","U21.27","1565","398","2C","[15,22]"
"BT-PCM-DIN","OffPage","22.AUDIO","22","SCHEMATIC1","R167.1","214","411","5C","[15,23]"
"DDR0_CLK1N","OffPage","09.RAM-LPDDR4(366P)","9","SCHEMATIC1","R59.2,U11A.AG23","750","200","4D","[10]"
"DDR0_CLK1N","OffPage","10.RK3399 DDR","10","SCHEMATIC1","U10B.J5","1200","280","2C","[9]"
"BT-PCM-SYNC","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AA7","470","1120","4A","[22,23]"
"BT-PCM-SYNC","OffPage","23.WIFI","23","SCHEMATIC1","U21.28","1565","378","2C","[15,22]"
"BT-PCM-SYNC","OffPage","22.AUDIO","22","SCHEMATIC1","R168.1","214","421","5C","[15,23]"
"BT-PCM-CLK","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AF3","470","1110","4A","[22,23]"
"BT-PCM-CLK","OffPage","23.WIFI","23","SCHEMATIC1","U21.26","1565","388","2C","[15,22]"
"BT-PCM-CLK","OffPage","22.AUDIO","22","SCHEMATIC1","R170.1","214","441","5C","[15,23]"
"GPIO4_C6/PWM1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AL3","1400","1010","2B","[25]"
"GPIO4_C6/PWM1","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.7","414","213","4D","[15]"
"GPIO1_A1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.T31","1470","90","2D","[22,25]"
"GPIO1_A1","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.11","414","233","4D","[15,22]"
"GPIO1_A1","OffPage","22.AUDIO","22","SCHEMATIC1","R182.1","184","991","5B","[15,25]"
"I2S_CLK","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AC7","470","1080","4A","[22,25]"
"I2S_CLK","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.32","618","333","4D","[15,22]"
"I2S_CLK","OffPage","22.AUDIO","22","SCHEMATIC1","R171.1","214","451","5C","[15,25]"
"GPIO1_A3","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.R27","1540","110","2D","[25]"
"GPIO1_A3","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.13","414","243","4D","[15]"
"I2S1_LRCK_TX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AJ1","470","1130","4A","[22]"
"I2S1_LRCK_TX","OffPage","22.AUDIO","22","SCHEMATIC1","R169.1","214","431","5C","[15]"
"GPIO2_D4","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10G.AF8","500","760","4B","[25]"
"GPIO2_D4","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.15","414","253","4D","[15]"
"GPIO1_B0/SPI1_TXD/UART4_TX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.R31","1470","170","2D","[25]"
"GPIO1_B0/SPI1_TXD/UART4_TX","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.19","414","273","4D","[15]"
"GPIO1_A7/SPI1_RXD/UART4_RX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.P27","1470","150","2D","[25]"
"GPIO1_A7/SPI1_RXD/UART4_RX","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.21","414","283","4D","[15]"
"GPIO1_B1/SPI1_CLK","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.P28","1470","180","2D","[25]"
"GPIO1_B1/SPI1_CLK","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.23","414","293","4D","[15]"
"I2S0_LRCK_RX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AF4","470","1000","4B","[25]"
"I2S0_LRCK_RX","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.29","414","323","4D","[15]"
"I2S0_LRCK_TX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AJ2","470","1010","4B","[25]"
"I2S0_LRCK_TX","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.31","414","333","4D","[15]"
"I2S0_SCLK","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AG3","470","990","4B","[25]"
"I2S0_SCLK","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.33","414","343","4D","[15]"
"I2S0_SDI0","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.Y7","470","1020","4B","[25]"
"I2S0_SDI0","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.35","414","353","4D","[15]"
"GPIO4_C1/I2C3_SCL","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AL2","1400","960","2B","[25]"
"GPIO4_C1/I2C3_SCL","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.8","618","213","4D","[15]"
"GPIO4_C0/I2C3_SDA","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AG6","1400","950","2B","[25]"
"GPIO4_C0/I2C3_SDA","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.10","618","223","4D","[15]"
"GPIO1_C2","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.N31","1490","280","2D","[25]"
"GPIO1_C2","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.12","618","233","4D","[15]"
"GPIO1_C6","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.L25","1470","320","2D","[25]"
"GPIO1_C6","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.16","618","253","4D","[15]"
"GPIO1_C7","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.M31","1470","330","2C","[25]"
"GPIO1_C7","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.18","618","263","4D","[15]"
"GPIO1_D0","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.L26","1470","350","2C","[25]"
"GPIO1_D0","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.22","618","283","4D","[15]"
"GPIO1_B2/SPI1_CSn0","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10E.P29","1470","190","2D","[25]"
"GPIO1_B2/SPI1_CSn0","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.24","618","293","4D","[15]"
"GPIO4_C5/SPDIF_TX","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10K.AK1","1400","1000","2B","[25]"
"GPIO4_C5/SPDIF_TX","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.26","618","303","4D","[15]"
"I2S0_SDO0","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AH1","470","1060","4A","[25]"
"I2S0_SDO0","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.36","618","353","4D","[15]"
"I2S0_SDI2SDO2","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AA6","470","1040","4A","[25]"
"I2S0_SDI2SDO2","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.38","618","363","4C","[15]"
"I2S0_SDI3SDO1","OffPage","15.RK3399 GPIO","15","SCHEMATIC1","U10J.AH2","470","1050","4A","[25]"
"I2S0_SDI3SDO1","OffPage","25.PCIE&IO","25","SCHEMATIC1","J12.40","618","373","4C","[15]"
"SDMMC0_PWR_H","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.R29","810","170","2D","[12]"
"SDMMC0_PWR_H","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","U13.3","490","750","3A","[11]"
"WL-WAKE-HOST","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.V31","810","190","2D","[23]"
"WL-WAKE-HOST","OffPage","23.WIFI","23","SCHEMATIC1","U21.13","1803","337","1D","[11]"
"SDMMC0_DET_L","OffPage","11.RK3399 PMU","11","SCHEMATIC1","U10C.V28","810","230","2C","[12]"
"SDMMC0_DET_L","OffPage","12.RK3399 eMMC TF","12","SCHEMATIC1","ED1.1,J2.9","640","450","3B","[11]"
"HOST1_DP","OffPage","14.RK3399 USB/USIC","14","SCHEMATIC1","U10D.AA30","350","220","4D","[26]"
"HOST1_DP","OffPage","26.USB TYPEA","26","SCHEMATIC1","ED19.1,J16.A3","710","244","3C","[14]"
"GPIO2_B3/CIF_CLKO","OffPage","16.RK3399 DVP","16","SCHEMATIC1","U10L.H31","380","170","4D","[21]"
"GPIO2_B3/CIF_CLKO","OffPage","21.MIPI-CSI","21","SCHEMATIC1","R160.1,R161.1","267","201","5D","[16]"
