

================================================================
== Vivado HLS Report for 'dense_large'
================================================================
* Date:           Tue Mar  2 23:01:32 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.231|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13064|  33224|  13064|  33224|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+-------+-------+-------+-------+---------+
        |                                  |                        |    Latency    |    Interval   | Pipeline|
        |             Instance             |         Module         |  min  |  max  |  min  |  max  |   Type  |
        +----------------------------------+------------------------+-------+-------+-------+-------+---------+
        |grp_dense_large_rf_gt_ni_2_fu_10  |dense_large_rf_gt_ni_2  |  13063|  33223|  13063|  33223|   none  |
        +----------------------------------+------------------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      2|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      2|    514|    850|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     24|
|Register         |        -|      -|      4|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      2|    518|    876|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      3|      1|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------+---------+-------+-----+-----+
    |             Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+------------------------+---------+-------+-----+-----+
    |grp_dense_large_rf_gt_ni_2_fu_10  |dense_large_rf_gt_ni_2  |        2|      2|  514|  850|
    +----------------------------------+------------------------+---------+-------+-----+-----+
    |Total                             |                        |        2|      2|  514|  850|
    +----------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|    2|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  2|   0|    2|          0|
    |ap_done_reg                                    |  1|   0|    1|          0|
    |grp_dense_large_rf_gt_ni_2_fu_10_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  4|   0|    4|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  dense_large | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  dense_large | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  dense_large | return value |
|ap_done          | out |    1| ap_ctrl_hs |  dense_large | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |  dense_large | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  dense_large | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  dense_large | return value |
|data_V_address0  | out |    7|  ap_memory |    data_V    |     array    |
|data_V_ce0       | out |    1|  ap_memory |    data_V    |     array    |
|data_V_q0        |  in |   13|  ap_memory |    data_V    |     array    |
|res_V_address0   | out |    4|  ap_memory |     res_V    |     array    |
|res_V_ce0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_we0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_d0         | out |   14|  ap_memory |     res_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

