$date
	Mon Jul 22 22:04:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_1bit_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1!
1%
#30
1!
1$
0%
#40
1"
0!
1%
#50
0"
1!
1#
0$
0%
#60
1"
0!
1%
#70
1"
0!
1$
0%
#80
1!
1%
#90
