Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov  6 12:43:23 2024
| Host         : Ha-Do running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    9           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk_divider_component/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.568        0.000                      0                   83        0.048        0.000                      0                   83        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                5.568        0.000                      0                   83        0.048        0.000                      0                   83        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        GCLK                        
(none)                      GCLK          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.704ns (17.706%)  route 3.272ns (82.294%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          1.128     9.608    clk_divider_component/tmp_0
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863    15.346    clk_divider_component/clk_out_reg_0
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[29]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y105       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.704ns (17.706%)  route 3.272ns (82.294%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          1.128     9.608    clk_divider_component/tmp_0
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863    15.346    clk_divider_component/clk_out_reg_0
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[30]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y105       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.704ns (17.706%)  route 3.272ns (82.294%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          1.128     9.608    clk_divider_component/tmp_0
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863    15.346    clk_divider_component/clk_out_reg_0
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[31]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y105       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.704ns (18.344%)  route 3.134ns (81.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.989     9.469    clk_divider_component/tmp_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863    15.346    clk_divider_component/clk_out_reg_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[25]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y104       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.704ns (18.344%)  route 3.134ns (81.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.989     9.469    clk_divider_component/tmp_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863    15.346    clk_divider_component/clk_out_reg_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[26]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y104       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.704ns (18.344%)  route 3.134ns (81.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.989     9.469    clk_divider_component/tmp_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863    15.346    clk_divider_component/clk_out_reg_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[27]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y104       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.704ns (18.344%)  route 3.134ns (81.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.989     9.469    clk_divider_component/tmp_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863    15.346    clk_divider_component/clk_out_reg_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[28]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y104       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.704ns (18.844%)  route 3.032ns (81.156%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 15.347 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.887     9.367    clk_divider_component/tmp_0
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.864    15.347    clk_divider_component/clk_out_reg_0
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[17]/C
                         clock pessimism              0.294    15.641    
                         clock uncertainty           -0.035    15.605    
    SLICE_X111Y102       FDRE (Setup_fdre_C_R)       -0.429    15.176    clk_divider_component/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.704ns (18.844%)  route 3.032ns (81.156%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 15.347 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.887     9.367    clk_divider_component/tmp_0
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.864    15.347    clk_divider_component/clk_out_reg_0
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[18]/C
                         clock pessimism              0.294    15.641    
                         clock uncertainty           -0.035    15.605    
    SLICE_X111Y102       FDRE (Setup_fdre_C_R)       -0.429    15.176    clk_divider_component/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.704ns (18.844%)  route 3.032ns (81.156%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 15.347 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_divider_component/clk_out_reg_0
    SLICE_X110Y98        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.132    clk_divider_component/counter[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           1.100     8.356    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.887     9.367    clk_divider_component/tmp_0
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.864    15.347    clk_divider_component/clk_out_reg_0
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[19]/C
                         clock pessimism              0.294    15.641    
                         clock uncertainty           -0.035    15.605    
    SLICE_X111Y102       FDRE (Setup_fdre_C_R)       -0.429    15.176    clk_divider_component/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.392ns (77.358%)  route 0.115ns (22.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.639     1.586    clk_divider_component/clk_out_reg_0
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.093 r  clk_divider_component/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.093    clk_divider_component/p_1_in[9]
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.997     2.191    clk_divider_component/clk_out_reg_0
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[9]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.403ns (77.839%)  route 0.115ns (22.161%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.639     1.586    clk_divider_component/clk_out_reg_0
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.104 r  clk_divider_component/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.104    clk_divider_component/p_1_in[11]
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.997     2.191    clk_divider_component/clk_out_reg_0
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[11]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.639     1.586    clk_divider_component/clk_out_reg_0
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.129 r  clk_divider_component/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.129    clk_divider_component/p_1_in[10]
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.997     2.191    clk_divider_component/clk_out_reg_0
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[10]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.639     1.586    clk_divider_component/clk_out_reg_0
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.129 r  clk_divider_component/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.129    clk_divider_component/p_1_in[12]
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.997     2.191    clk_divider_component/clk_out_reg_0
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[12]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.431ns (78.976%)  route 0.115ns (21.024%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.639     1.586    clk_divider_component/clk_out_reg_0
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.132 r  clk_divider_component/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.132    clk_divider_component/p_1_in[13]
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.997     2.191    clk_divider_component/clk_out_reg_0
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[13]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.442ns (79.391%)  route 0.115ns (20.609%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.639     1.586    clk_divider_component/clk_out_reg_0
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.143 r  clk_divider_component/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.143    clk_divider_component/p_1_in[15]
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.997     2.191    clk_divider_component/clk_out_reg_0
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[15]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clk_divider_component/tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.720     1.667    clk_divider_component/clk_out_reg_0
    SLICE_X109Y102       FDRE                                         r  clk_divider_component/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDRE (Prop_fdre_C_Q)         0.141     1.808 r  clk_divider_component/tmp_reg/Q
                         net (fo=2, routed)           0.056     1.864    clk_divider_component/tmp
    SLICE_X109Y102       FDRE                                         r  clk_divider_component/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.994     2.188    clk_divider_component/clk_out_reg_0
    SLICE_X109Y102       FDRE                                         r  clk_divider_component/clk_out_reg/C
                         clock pessimism             -0.521     1.667    
    SLICE_X109Y102       FDRE (Hold_fdre_C_D)         0.075     1.742    clk_divider_component/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.467ns (80.277%)  route 0.115ns (19.723%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.639     1.586    clk_divider_component/clk_out_reg_0
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.168 r  clk_divider_component/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.168    clk_divider_component/p_1_in[14]
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.997     2.191    clk_divider_component/clk_out_reg_0
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[14]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.467ns (80.277%)  route 0.115ns (19.723%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.639     1.586    clk_divider_component/clk_out_reg_0
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.168 r  clk_divider_component/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.168    clk_divider_component/p_1_in[16]
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.997     2.191    clk_divider_component/clk_out_reg_0
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[16]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.470ns (80.378%)  route 0.115ns (19.622%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.639     1.586    clk_divider_component/clk_out_reg_0
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.117 r  clk_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.117    clk_divider_component/counter0_carry__2_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.171 r  clk_divider_component/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.171    clk_divider_component/p_1_in[17]
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.997     2.191    clk_divider_component/clk_out_reg_0
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[17]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y102  clk_divider_component/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y98   clk_divider_component/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  clk_divider_component/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  clk_divider_component/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  clk_divider_component/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  clk_divider_component/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y102  clk_divider_component/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y102  clk_divider_component/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y98   clk_divider_component/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y98   clk_divider_component/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y102  clk_divider_component/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y102  clk_divider_component/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y98   clk_divider_component/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y98   clk_divider_component/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_component/over_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 4.224ns (53.011%)  route 3.744ns (46.989%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/over_out_reg/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.693     0.693 r  counter_component/over_out_reg/Q
                         net (fo=1, routed)           3.744     4.437    LD5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531     7.968 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     7.968    LD5
    W22                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.828ns  (logic 1.732ns (45.241%)  route 2.096ns (54.759%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    H22                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW2_IBUF_inst/O
                         net (fo=8, routed)           1.422     2.878    counter_component/SW2_IBUF
    SLICE_X110Y102       LUT6 (Prop_lut6_I0_O)        0.124     3.002 f  counter_component/clock_counter.count_t[4]_i_2/O
                         net (fo=1, routed)           0.674     3.676    counter_component/clock_counter.count_t[4]_i_2_n_0
    SLICE_X110Y102       LUT2 (Prop_lut2_I1_O)        0.152     3.828 r  counter_component/clock_counter.count_t[4]_i_1/O
                         net (fo=1, routed)           0.000     3.828    counter_component/clock_counter.count_t[4]_i_1_n_0
    SLICE_X110Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.697ns  (logic 1.611ns (43.568%)  route 2.086ns (56.432%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.845    counter_component/SW0_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.969 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.728     3.697    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X110Y102       FDCE                                         f  counter_component/clock_counter.count_t_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.697ns  (logic 1.611ns (43.568%)  route 2.086ns (56.432%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.845    counter_component/SW0_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.969 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.728     3.697    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X110Y102       FDCE                                         f  counter_component/clock_counter.count_t_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.697ns  (logic 1.611ns (43.568%)  route 2.086ns (56.432%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.845    counter_component/SW0_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.969 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.728     3.697    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X110Y102       FDCE                                         f  counter_component/clock_counter.count_t_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 1.611ns (47.855%)  route 1.755ns (52.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.845    counter_component/SW0_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.969 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.397     3.366    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X113Y102       FDCE                                         f  counter_component/clock_counter.count_t_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 1.611ns (47.855%)  route 1.755ns (52.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.845    counter_component/SW0_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.969 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.397     3.366    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X113Y102       FDCE                                         f  counter_component/clock_counter.count_t_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 1.611ns (47.855%)  route 1.755ns (52.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.845    counter_component/SW0_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.969 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.397     3.366    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X113Y102       FDCE                                         f  counter_component/clock_counter.count_t_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 1.611ns (47.855%)  route 1.755ns (52.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.845    counter_component/SW0_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.969 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.397     3.366    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X112Y102       FDCE                                         f  counter_component/clock_counter.count_t_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 1.611ns (47.855%)  route 1.755ns (52.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.845    counter_component/SW0_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.969 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.397     3.366    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X112Y102       FDCE                                         f  counter_component/clock_counter.count_t_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.281ns (70.949%)  route 0.115ns (29.051%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[2]/C
    SLICE_X113Y102       FDCE (Prop_fdce_C_Q)         0.182     0.182 r  counter_component/clock_counter.count_t_reg[2]/Q
                         net (fo=9, routed)           0.115     0.297    counter_component/Q[2]
    SLICE_X113Y102       LUT6 (Prop_lut6_I3_O)        0.099     0.396 r  counter_component/clock_counter.count_t[3]_i_1/O
                         net (fo=1, routed)           0.000     0.396    counter_component/clock_counter.count_t[3]_i_1_n_0
    SLICE_X113Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.263ns (60.046%)  route 0.175ns (39.954%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[7]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.218     0.218 r  counter_component/clock_counter.count_t_reg[7]/Q
                         net (fo=4, routed)           0.175     0.393    counter_component/Q[7]
    SLICE_X112Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  counter_component/clock_counter.count_t[7]_i_1/O
                         net (fo=1, routed)           0.000     0.438    counter_component/clock_counter.count_t[7]_i_1_n_0
    SLICE_X112Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.240ns (53.592%)  route 0.208ns (46.408%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[0]/C
    SLICE_X110Y102       FDCE (Prop_fdce_C_Q)         0.195     0.195 f  counter_component/clock_counter.count_t_reg[0]/Q
                         net (fo=11, routed)          0.208     0.403    counter_component/Q[0]
    SLICE_X110Y102       LUT2 (Prop_lut2_I1_O)        0.045     0.448 r  counter_component/clock_counter.count_t[0]_i_1/O
                         net (fo=1, routed)           0.000     0.448    counter_component/clock_counter.count_t[0]_i_1_n_0
    SLICE_X110Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.263ns (56.991%)  route 0.198ns (43.009%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[6]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.218     0.218 r  counter_component/clock_counter.count_t_reg[6]/Q
                         net (fo=5, routed)           0.198     0.416    counter_component/Q[6]
    SLICE_X112Y102       LUT5 (Prop_lut5_I2_O)        0.045     0.461 r  counter_component/clock_counter.count_t[6]_i_1/O
                         net (fo=1, routed)           0.000     0.461    counter_component/clock_counter.count_t[6]_i_1_n_0
    SLICE_X112Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.240ns (48.605%)  route 0.254ns (51.395%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[1]/C
    SLICE_X113Y102       FDCE (Prop_fdce_C_Q)         0.195     0.195 r  counter_component/clock_counter.count_t_reg[1]/Q
                         net (fo=10, routed)          0.254     0.449    counter_component/Q[1]
    SLICE_X113Y102       LUT4 (Prop_lut4_I2_O)        0.045     0.494 r  counter_component/clock_counter.count_t[1]_i_1/O
                         net (fo=1, routed)           0.000     0.494    counter_component/clock_counter.count_t[1]_i_1_n_0
    SLICE_X113Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.240ns (48.517%)  route 0.255ns (51.483%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[5]/C
    SLICE_X110Y102       FDCE (Prop_fdce_C_Q)         0.195     0.195 r  counter_component/clock_counter.count_t_reg[5]/Q
                         net (fo=5, routed)           0.255     0.450    counter_component/Q[5]
    SLICE_X110Y102       LUT5 (Prop_lut5_I2_O)        0.045     0.495 r  counter_component/clock_counter.count_t[5]_i_1/O
                         net (fo=1, routed)           0.000     0.495    counter_component/clock_counter.count_t[5]_i_1_n_0
    SLICE_X110Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.241ns (48.709%)  route 0.254ns (51.291%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[1]/C
    SLICE_X113Y102       FDCE (Prop_fdce_C_Q)         0.195     0.195 r  counter_component/clock_counter.count_t_reg[1]/Q
                         net (fo=10, routed)          0.254     0.449    counter_component/Q[1]
    SLICE_X113Y102       LUT5 (Prop_lut5_I2_O)        0.046     0.495 r  counter_component/clock_counter.count_t[2]_i_1/O
                         net (fo=1, routed)           0.000     0.495    counter_component/clock_counter.count_t[2]_i_1_n_0
    SLICE_X113Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/over_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.263ns (51.216%)  route 0.251ns (48.784%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[6]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.218     0.218 r  counter_component/clock_counter.count_t_reg[6]/Q
                         net (fo=5, routed)           0.251     0.469    counter_component/Q[6]
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.045     0.514 r  counter_component/over_out_i_1/O
                         net (fo=1, routed)           0.000     0.514    counter_component/over_out_i_1_n_0
    SLICE_X112Y102       FDCE                                         r  counter_component/over_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.237ns (39.301%)  route 0.367ns (60.699%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW1_IBUF_inst/O
                         net (fo=9, routed)           0.367     0.604    counter_component/E[0]
    SLICE_X113Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.237ns (39.301%)  route 0.367ns (60.699%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW1_IBUF_inst/O
                         net (fo=9, routed)           0.367     0.604    counter_component/E[0]
    SLICE_X113Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GCLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_component/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.684ns  (logic 3.978ns (51.778%)  route 3.705ns (48.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.059     5.821    pwm_component/CLK
    SLICE_X109Y101       FDRE                                         r  pwm_component/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456     6.277 r  pwm_component/pwm_out_reg/Q
                         net (fo=1, routed)           3.705     9.983    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    13.505 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    13.505    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_component/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.364ns (53.076%)  route 1.206ns (46.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.720     1.667    pwm_component/CLK
    SLICE_X109Y101       FDRE                                         r  pwm_component/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.141     1.808 r  pwm_component/pwm_out_reg/Q
                         net (fo=1, routed)           1.206     3.015    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.223     4.238 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.238    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GCLK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_component/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.580ns  (logic 1.153ns (44.688%)  route 1.427ns (55.312%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[5]/C
    SLICE_X110Y102       FDCE (Prop_fdce_C_Q)         0.631     0.631 r  counter_component/clock_counter.count_t_reg[5]/Q
                         net (fo=5, routed)           1.427     2.058    pwm_component/pwm_out_reg_0[5]
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     2.182 r  pwm_component/pwm_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.182    pwm_component/pwm_out0_carry_i_6_n_0
    SLICE_X109Y101       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  pwm_component/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.580    pwm_component/pwm_out0_carry_n_0
    SLICE_X109Y101       FDRE                                         r  pwm_component/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.861     5.344    pwm_component/CLK
    SLICE_X109Y101       FDRE                                         r  pwm_component/pwm_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_component/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.375ns (67.697%)  route 0.179ns (32.303%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[0]/C
    SLICE_X110Y102       FDCE (Prop_fdce_C_Q)         0.195     0.195 r  counter_component/clock_counter.count_t_reg[0]/Q
                         net (fo=11, routed)          0.179     0.374    counter_component/Q[0]
    SLICE_X109Y101       LUT4 (Prop_lut4_I2_O)        0.048     0.422 r  counter_component/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.422    pwm_component/DI[0]
    SLICE_X109Y101       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.554 r  pwm_component/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.554    pwm_component/pwm_out0_carry_n_0
    SLICE_X109Y101       FDRE                                         r  pwm_component/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.994     2.188    pwm_component/CLK
    SLICE_X109Y101       FDRE                                         r  pwm_component/pwm_out_reg/C





