Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 19:37:12 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.184
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.388
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.777
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           38.478
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           20.638
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           0.842
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           16.926
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -5.240
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -1.803
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             16.658

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  Delay (ns):              1.497
  Slack (ns):              2.014
  Arrival (ns):            7.123
  Required (ns):           9.137
  Setup (ns):              0.254
  Minimum Period (ns):     3.972
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
  Delay (ns):              0.766
  Slack (ns):              2.752
  Arrival (ns):            6.392
  Required (ns):           9.144
  Setup (ns):              0.254
  Minimum Period (ns):     2.496
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.963
  Slack (ns):              2.752
  Arrival (ns):           10.379
  Required (ns):          13.131
  Setup (ns):              0.254
  Minimum Period (ns):     5.248
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  Delay (ns):              0.600
  Slack (ns):              2.908
  Arrival (ns):            6.236
  Required (ns):           9.144
  Setup (ns):              0.254
  Minimum Period (ns):     2.184
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.777
  Slack (ns):              2.945
  Arrival (ns):           10.186
  Required (ns):          13.131
  Setup (ns):              0.254
  Minimum Period (ns):     5.055
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  data required time                                  9.137
  data arrival time                          -        7.123
  slack                                               2.014
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.591          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.847                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB23:An (r)
               +     0.248          cell: ADLIB:RGB
  5.095                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB23:YL (f)
               +     0.531          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB23_rgbl_net_1
  5.626                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.713                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:Q (r)
               +     1.410          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]
  7.123                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D (r)
                                    
  7.123                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.595          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.587                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB17:An (f)
               +     0.317          cell: ADLIB:RGB
  8.904                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB17:YL (r)
               +     0.487          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB17_rgbl_net_1
  9.391                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.137                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
                                    
  9.137                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn
  Delay (ns):              2.566
  Slack (ns):              5.086
  Arrival (ns):            7.960
  Required (ns):          13.046
  Recovery (ns):           0.353
  Minimum Period (ns):     2.914
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[3]:ALn
  Delay (ns):              2.566
  Slack (ns):              5.086
  Arrival (ns):            7.960
  Required (ns):          13.046
  Recovery (ns):           0.353
  Minimum Period (ns):     2.914
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[2]:ALn
  Delay (ns):              2.566
  Slack (ns):              5.086
  Arrival (ns):            7.960
  Required (ns):          13.046
  Recovery (ns):           0.353
  Minimum Period (ns):     2.914
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[1]:ALn
  Delay (ns):              2.566
  Slack (ns):              5.086
  Arrival (ns):            7.960
  Required (ns):          13.046
  Recovery (ns):           0.353
  Minimum Period (ns):     2.914
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[0]:ALn
  Delay (ns):              2.566
  Slack (ns):              5.086
  Arrival (ns):            7.960
  Required (ns):          13.046
  Recovery (ns):           0.353
  Minimum Period (ns):     2.914
  Skew (ns):              -0.005
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn
  data required time                                 13.046
  data arrival time                          -        7.960
  slack                                               5.086
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.594          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.586                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB14:An (f)
               +     0.317          cell: ADLIB:RGB
  4.903                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB14:YL (r)
               +     0.491          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB14_rgbl_net_1
  5.394                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.481                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.445          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  5.926                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  6.026                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     0.704          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  6.730                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE_13:B (f)
               +     0.099          cell: ADLIB:CFG2
  6.829                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE_13:Y (r)
               +     1.131          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/N_33_i
  7.960                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn (r)
                                    
  7.960                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.581                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13:An (f)
               +     0.317          cell: ADLIB:RGB
  12.898                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13:YL (r)
               +     0.501          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13_rgbl_net_1
  13.399                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.046                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn
                                    
  13.046                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.963
  Slack (ns):              2.744
  Arrival (ns):            6.387
  Required (ns):           9.131
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.777
  Slack (ns):              2.937
  Arrival (ns):            6.194
  Required (ns):           9.131
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.751
  Slack (ns):              2.962
  Arrival (ns):            6.169
  Required (ns):           9.131
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[0]:D
  Delay (ns):              4.618
  Slack (ns):              3.089
  Arrival (ns):            6.042
  Required (ns):           9.131
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.524
  Slack (ns):              3.185
  Arrival (ns):            5.948
  Required (ns):           9.133
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  data required time                                  9.131
  data arrival time                          -        6.387
  slack                                               2.744
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.599          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  0.599                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB19:An (f)
               +     0.317          cell: ADLIB:RGB
  0.916                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB19:YL (r)
               +     0.508          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB19_rgbl_net_1
  1.424                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  1.532                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:Q (f)
               +     0.631          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]
  2.163                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11_2_0:B (f)
               +     0.099          cell: ADLIB:CFG3
  2.262                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11_2_0:Y (r)
               +     1.120          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11_2
  3.382                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11:A (r)
               +     0.202          cell: ADLIB:CFG4
  3.584                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11:Y (r)
               +     0.862          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hot_i
  4.446                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10[3]:D (r)
               +     0.158          cell: ADLIB:CFG4
  4.604                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10[3]:Y (r)
               +     0.246          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10[3]
  4.850                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10_RNID3266[3]:B (r)
               +     0.158          cell: ADLIB:CFG3
  5.008                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10_RNID3266[3]:Y (r)
               +     0.870          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10_RNID3266[3]
  5.878                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]:D (r)
               +     0.270          cell: ADLIB:CFG4
  6.148                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]:Y (r)
               +     0.090          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]
  6.238                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0[1]:D (r)
               +     0.074          cell: ADLIB:CFG4
  6.312                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0[1]:Y (r)
               +     0.075          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9[1]
  6.387                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D (r)
                                    
  6.387                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.581                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13:An (f)
               +     0.317          cell: ADLIB:RGB
  8.898                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13:YL (r)
               +     0.487          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13_rgbl_net_1
  9.385                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.131                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
                                    
  9.131                        data required time


Operating Conditions : WORST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.422
  Slack (ns):              1.184
  Arrival (ns):            3.335
  Required (ns):           4.519
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.324
  Slack (ns):              1.263
  Arrival (ns):            3.237
  Required (ns):           4.500
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              1.271
  Arrival (ns):            3.235
  Required (ns):           4.506
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.320
  Slack (ns):              1.274
  Arrival (ns):            3.232
  Required (ns):           4.506
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.329
  Slack (ns):              1.294
  Arrival (ns):            3.221
  Required (ns):           4.515
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  data required time                                  4.519
  data arrival time                          -        3.335
  slack                                               1.184
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.406          net: fpgack40_buf/U_GB_YWn
  2.331                        fpgack40_buf/U_GB_RGB1_RGB70:An (f)
               +     0.219          cell: ADLIB:RGB
  2.550                        fpgack40_buf/U_GB_RGB1_RGB70:YL (r)
               +     0.363          net: fpgack40_buf/U_GB_RGB1_RGB70_rgbl_net_1
  2.913                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.973                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:Q (r)
               +     0.362          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]
  3.335                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D (r)
                                    
  3.335                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.397          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.154                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:An (f)
               +     0.219          cell: ADLIB:RGB
  4.373                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:YL (r)
               +     0.347          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9_rgbl_net_1
  4.720                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.519                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
                                    
  4.519                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              0.949
  Slack (ns):              0.388
  Arrival (ns):            5.900
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.612
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              0.950
  Slack (ns):              0.446
  Arrival (ns):            5.901
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.554
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.839
  Slack (ns):              0.510
  Arrival (ns):            5.790
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.490
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.834
  Slack (ns):              0.526
  Arrival (ns):            5.785
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.474
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              0.475
  Slack (ns):              7.264
  Arrival (ns):            5.418
  Required (ns):          12.682
  Setup (ns):              0.254
  Minimum Period (ns):     0.736
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        5.900
  slack                                               0.388
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.580          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.137                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.454                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.497          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  4.951                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.059                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.421          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.480                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.704                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  5.900                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  5.900                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.413
  Slack (ns):              9.707
  Arrival (ns):            1.413
  Required (ns):          11.120
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.707
  Skew (ns):              -3.400
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.413
  Slack (ns):              9.713
  Arrival (ns):            1.413
  Required (ns):          11.126
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.713
  Skew (ns):              -3.406
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  data required time                                 11.120
  data arrival time                          -        1.413
  slack                                               9.707
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.630          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.413                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn (r)
                                    
  1.413                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.398          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.854                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.073                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.327          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.400                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.120                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
                                    
  11.120                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              1.101
  Slack (ns):             -0.777
  Arrival (ns):            6.626
  Required (ns):           5.849
  Setup (ns):              2.151
  Minimum Period (ns):     8.777
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              1.110
  Slack (ns):             -0.719
  Arrival (ns):            6.619
  Required (ns):           5.900
  Setup (ns):              2.100
  Minimum Period (ns):     8.719
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              1.091
  Slack (ns):             -0.708
  Arrival (ns):            6.617
  Required (ns):           5.909
  Setup (ns):              2.091
  Minimum Period (ns):     8.708
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.111
  Slack (ns):             -0.702
  Arrival (ns):            6.624
  Required (ns):           5.922
  Setup (ns):              2.078
  Minimum Period (ns):     8.702
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[4]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[36]
  Delay (ns):              1.109
  Slack (ns):             -0.668
  Arrival (ns):            6.634
  Required (ns):           5.966
  Setup (ns):              2.034
  Minimum Period (ns):     8.668
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  data required time                                  5.849
  data arrival time                          -        6.626
  slack                                              -0.777
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.599          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.666                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB15:An (f)
               +     0.317          cell: ADLIB:RGB
  4.983                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB15:YL (r)
               +     0.542          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB15_rgbl_net_1
  5.525                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.612                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:Q (r)
               +     0.597          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[0]
  6.209                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_120:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.403                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_120:IPA (r)
               +     0.223          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[32]
  6.626                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32] (r)
                                    
  6.626                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.151          Library setup time: ADLIB:SERDESIF_075_IP
  5.849                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
                                    
  5.849                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/INV_6B:ALn
  Delay (ns):              2.273
  Slack (ns):              5.369
  Arrival (ns):            7.774
  Required (ns):          13.143
  Recovery (ns):           0.353
  Minimum Period (ns):     2.631
  Skew (ns):               0.005
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/CODE_6B[1]:ALn
  Delay (ns):              2.273
  Slack (ns):              5.369
  Arrival (ns):            7.774
  Required (ns):          13.143
  Recovery (ns):           0.353
  Minimum Period (ns):     2.631
  Skew (ns):               0.005
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/ABCDEI[4]:ALn
  Delay (ns):              2.273
  Slack (ns):              5.369
  Arrival (ns):            7.774
  Required (ns):          13.143
  Recovery (ns):           0.353
  Minimum Period (ns):     2.631
  Skew (ns):               0.005
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/ABCDEI[3]:ALn
  Delay (ns):              2.273
  Slack (ns):              5.369
  Arrival (ns):            7.774
  Required (ns):          13.143
  Recovery (ns):           0.353
  Minimum Period (ns):     2.631
  Skew (ns):               0.005
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/ABCDEI[1]:ALn
  Delay (ns):              2.273
  Slack (ns):              5.369
  Arrival (ns):            7.774
  Required (ns):          13.143
  Recovery (ns):           0.353
  Minimum Period (ns):     2.631
  Skew (ns):               0.005
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/INV_6B:ALn
  data required time                                 13.143
  data arrival time                          -        7.774
  slack                                               5.369
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.587          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.654                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9:An (f)
               +     0.317          cell: ADLIB:RGB
  4.971                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9:YL (r)
               +     0.530          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9_rgbl_net_1
  5.501                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.588                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.327          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  5.915                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  5.989                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.785          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.774                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/INV_6B:ALn (r)
                                    
  7.774                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.597          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.664                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB14:An (f)
               +     0.317          cell: ADLIB:RGB
  12.981                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB14:YL (r)
               +     0.515          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB14_rgbl_net_1
  13.496                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/INV_6B:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.143                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/INV_6B:ALn
                                    
  13.143                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/temp[12]:D
  Delay (ns):              2.362
  Slack (ns):              8.766
  Arrival (ns):            2.802
  Required (ns):          11.568
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/temp[15]:D
  Delay (ns):              2.298
  Slack (ns):              8.833
  Arrival (ns):            2.738
  Required (ns):          11.571
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/temp[5]:D
  Delay (ns):              2.283
  Slack (ns):              8.853
  Arrival (ns):            2.723
  Required (ns):          11.576
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/temp[7]:D
  Delay (ns):              2.199
  Slack (ns):              8.932
  Arrival (ns):            2.639
  Required (ns):          11.571
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_conet_interf/temp[2]:D
  Delay (ns):              2.188
  Slack (ns):              8.949
  Arrival (ns):            2.628
  Required (ns):          11.577
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To: CAEN_LINK_instance/I_conet_interf/temp[12]:D
  data required time                                 11.568
  data arrival time                          -        2.802
  slack                                               8.766
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.343          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.343                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/FF_0:CLK (r)
               +     0.041          cell: ADLIB:SLE_IP_CLK
  0.384                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/FF_0:IPCLKn (f)
               +     0.056          net: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/A_CLK_net
  0.440                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK (r)
               +     1.490          cell: ADLIB:RAM1K18_IP
  1.930                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[12] (r)
               +     0.710          net: CAEN_LINK_instance/I_conet_interf/tl_dto[12]
  2.640                        CAEN_LINK_instance/I_conet_interf/temp_RNO[12]:A (r)
               +     0.110          cell: ADLIB:CFG2
  2.750                        CAEN_LINK_instance/I_conet_interf/temp_RNO[12]:Y (r)
               +     0.052          net: CAEN_LINK_instance/I_conet_interf/temp_8[12]
  2.802                        CAEN_LINK_instance/I_conet_interf/temp[12]:D (r)
                                    
  2.802                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.394          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.202                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  11.421                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:YL (r)
               +     0.348          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0_rgbl_net_1
  11.769                       CAEN_LINK_instance/I_conet_interf/temp[12]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.568                       CAEN_LINK_instance/I_conet_interf/temp[12]:D
                                    
  11.568                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tok[14]:ALn
  Delay (ns):              1.560
  Slack (ns):              9.943
  Arrival (ns):            1.560
  Required (ns):          11.503
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tok[13]:ALn
  Delay (ns):              1.560
  Slack (ns):              9.943
  Arrival (ns):            1.560
  Required (ns):          11.503
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK
  To:   CAEN_LINK_instance/I_conet_interf/temp[3]:ALn
  Delay (ns):              1.560
  Slack (ns):              9.943
  Arrival (ns):            1.560
  Required (ns):          11.503
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK
  To:   CAEN_LINK_instance/I_conet_interf/fsm_tx[5]:ALn
  Delay (ns):              1.560
  Slack (ns):              9.943
  Arrival (ns):            1.560
  Required (ns):          11.503
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK
  To:   CAEN_LINK_instance/I_conet_interf/fsm_tx[4]:ALn
  Delay (ns):              1.560
  Slack (ns):              9.943
  Arrival (ns):            1.560
  Required (ns):          11.503
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK
  To: CAEN_LINK_instance/I_conet_interf/tok[14]:ALn
  data required time                                 11.503
  data arrival time                          -        1.560
  slack                                               9.943
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.060                        CAEN_LINK_instance/I_conet_interf/linkres_i_n:Q (r)
               +     0.621          net: CAEN_LINK_instance/I_conet_interf/linkres_i_n
  0.681                        CAEN_LINK_instance/I_conet_interf/un1_tx_res:B (r)
               +     0.069          cell: ADLIB:CFG2
  0.750                        CAEN_LINK_instance/I_conet_interf/un1_tx_res:Y (f)
               +     0.810          net: CAEN_LINK_instance/I_conet_interf/un1_tx_res
  1.560                        CAEN_LINK_instance/I_conet_interf/tok[14]:ALn (r)
                                    
  1.560                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.395          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.203                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2:An (f)
               +     0.219          cell: ADLIB:RGB
  11.422                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2:YL (r)
               +     0.361          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2_rgbl_net_1
  11.783                       CAEN_LINK_instance/I_conet_interf/tok[14]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.503                       CAEN_LINK_instance/I_conet_interf/tok[14]:ALn
                                    
  11.503                       data required time


Operating Conditions : BEST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.538
  Slack (ns):              1.126
  Arrival (ns):            3.448
  Required (ns):           4.574
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              0.525
  Slack (ns):              1.141
  Arrival (ns):            3.430
  Required (ns):           4.571
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.408
  Slack (ns):              1.250
  Arrival (ns):            3.324
  Required (ns):           4.574
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.327
  Slack (ns):              1.309
  Arrival (ns):            3.244
  Required (ns):           4.553
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.323
  Slack (ns):              1.313
  Arrival (ns):            3.240
  Required (ns):           4.553
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  data required time                                  4.574
  data arrival time                          -        3.448
  slack                                               1.126
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.409          net: fpgack40_buf/U_GB_YWn
  2.334                        fpgack40_buf/U_GB_RGB1_RGB62:An (f)
               +     0.219          cell: ADLIB:RGB
  2.553                        fpgack40_buf/U_GB_RGB1_RGB62:YL (r)
               +     0.357          net: fpgack40_buf/U_GB_RGB1_RGB62_rgbl_net_1
  2.910                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.970                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:Q (r)
               +     0.478          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]
  3.448                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D (r)
                                    
  3.448                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.551                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  3.808                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.389          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.197                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:An (f)
               +     0.219          cell: ADLIB:RGB
  4.416                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:YL (r)
               +     0.359          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6_rgbl_net_1
  4.775                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.574                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
                                    
  4.574                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             11.268
  Slack (ns):             38.478
  Arrival (ns):           18.510
  Required (ns):          56.988
  Setup (ns):              0.254
  Minimum Period (ns):    11.522
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/ConfigMaster_0/state[10]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             11.238
  Slack (ns):             38.487
  Arrival (ns):           18.501
  Required (ns):          56.988
  Setup (ns):              0.254
  Minimum Period (ns):    11.513
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D
  Delay (ns):             11.186
  Slack (ns):             38.560
  Arrival (ns):           18.428
  Required (ns):          56.988
  Setup (ns):              0.254
  Minimum Period (ns):    11.440
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/ConfigMaster_0/state[10]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D
  Delay (ns):             11.162
  Slack (ns):             38.563
  Arrival (ns):           18.425
  Required (ns):          56.988
  Setup (ns):              0.254
  Minimum Period (ns):    11.437
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             11.166
  Slack (ns):             38.569
  Arrival (ns):           18.408
  Required (ns):          56.977
  Setup (ns):              0.254
  Minimum Period (ns):    11.431
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  data required time                                 56.988
  data arrival time                          -       18.510
  slack                                              38.478
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.612          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.412                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  6.728                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.514          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  7.242                        EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK (r)
               +     0.092          cell: ADLIB:SLE
  7.334                        EPCS_Demo_instance/ConfigMaster_0/state[18]:Q (r)
               +     0.679          net: EPCS_Demo_instance/ConfigMaster_0/state_dup[18]
  8.013                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:C (r)
               +     0.326          cell: ADLIB:CFG4
  8.339                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:Y (f)
               +     0.421          net: EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]
  8.760                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:B (f)
               +     0.209          cell: ADLIB:CFG3
  8.969                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:Y (f)
               +     0.476          net: EPCS_Demo_instance/ConfigMaster_0/N_462
  9.445                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[4]:C (f)
               +     0.209          cell: ADLIB:CFG3
  9.654                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[4]:Y (f)
               +     0.666          net: EPCS_Demo_instance/ConfigMaster_0/d_state115_sn
  10.320                       EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:C (f)
               +     0.147          cell: ADLIB:CFG4
  10.467                       EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:Y (r)
               +     0.230          net: EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0
  10.697                       EPCS_Demo_instance/ConfigMaster_0/d_state98:C (r)
               +     0.074          cell: ADLIB:CFG4
  10.771                       EPCS_Demo_instance/ConfigMaster_0/d_state98:Y (r)
               +     0.890          net: EPCS_Demo_instance/ConfigMaster_0/d_state98
  11.661                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:C (r)
               +     0.202          cell: ADLIB:CFG3
  11.863                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:Y (r)
               +     0.645          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1
  12.508                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:C (r)
               +     0.225          cell: ADLIB:CFG4
  12.733                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y (f)
               +     0.691          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1
  13.424                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:B (f)
               +     0.231          cell: ADLIB:ARI1_CC
  13.655                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:UB (r)
               +     0.000          net: NET_CC_CONFIG4128
  13.655                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:UB[1] (r)
               +     0.647          cell: ADLIB:CC_CONFIG
  14.302                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:CC[3] (f)
               +     0.000          net: NET_CC_CONFIG4135
  14.302                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIROK83[2]:CC (f)
               +     0.073          cell: ADLIB:ARI1_CC
  14.375                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIROK83[2]:S (f)
               +     0.859          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[2]
  15.234                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIQ1TB7[2]:D (f)
               +     0.433          cell: ADLIB:ARI1_CC
  15.667                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIQ1TB7[2]:UB (r)
               +     0.000          net: NET_CC_CONFIG4247
  15.667                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:UB[4] (r)
               +     0.536          cell: ADLIB:CC_CONFIG
  16.203                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:CO (f)
               +     0.000          net: CI_TO_CO4242
  16.203                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CI (f)
               +     0.194          cell: ADLIB:CC_CONFIG
  16.397                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CC[1] (f)
               +     0.000          net: NET_CC_CONFIG4275
  16.397                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  16.453                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:S (r)
               +     0.972          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[11]
  17.425                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIN3H26E[11]:D (r)
               +     0.278          cell: ADLIB:ARI1_CC
  17.703                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIN3H26E[11]:UB (f)
               +     0.000          net: NET_CC_CONFIG387
  17.703                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:UB[3] (f)
               +     0.665          cell: ADLIB:CC_CONFIG
  18.368                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[7] (r)
               +     0.000          net: NET_CC_CONFIG400
  18.368                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  18.434                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:S (r)
               +     0.076          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[15]
  18.510                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D (r)
                                    
  18.510                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.615          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.415                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  56.731                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.511          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  57.242                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.988                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
                                    
  56.988                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[1]:ALn
  Delay (ns):              2.654
  Slack (ns):             46.961
  Arrival (ns):            9.910
  Required (ns):          56.871
  Recovery (ns):           0.353
  Minimum Period (ns):     3.039
  Skew (ns):               0.032
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[12]:ALn
  Delay (ns):              2.654
  Slack (ns):             46.961
  Arrival (ns):            9.910
  Required (ns):          56.871
  Recovery (ns):           0.353
  Minimum Period (ns):     3.039
  Skew (ns):               0.032
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[29]:ALn
  Delay (ns):              2.644
  Slack (ns):             46.963
  Arrival (ns):            9.900
  Required (ns):          56.863
  Recovery (ns):           0.353
  Minimum Period (ns):     3.037
  Skew (ns):               0.040
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[8]:ALn
  Delay (ns):              2.648
  Slack (ns):             46.965
  Arrival (ns):            9.904
  Required (ns):          56.869
  Recovery (ns):           0.353
  Minimum Period (ns):     3.035
  Skew (ns):               0.034
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[11]:ALn
  Delay (ns):              2.654
  Slack (ns):             46.971
  Arrival (ns):            9.910
  Required (ns):          56.881
  Recovery (ns):           0.353
  Minimum Period (ns):     3.029
  Skew (ns):               0.022
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[1]:ALn
  data required time                                 56.871
  data arrival time                          -        9.910
  slack                                              46.961
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.629          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.429                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.316          cell: ADLIB:RGB
  6.745                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:YR (r)
               +     0.511          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1
  7.256                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.343                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:Q (r)
               +     1.712          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep
  9.055                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  9.371                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1:YR (r)
               +     0.539          net: EPCS_Demo_instance/MSS_HPMS_READY_int_arst_RRight
  9.910                        EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[1]:ALn (r)
                                    
  9.910                        data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.616          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.416                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  56.732                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB0:YR (r)
               +     0.492          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1
  57.224                       EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.871                       EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[1]:ALn
                                    
  56.871                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[2]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.558
  Slack (ns):             22.159
  Arrival (ns):            9.420
  Required (ns):          31.579
  Setup (ns):              0.254
  Minimum Period (ns):     2.841
  Operating Conditions:    WORST

Path 2
  From: clock_counter[3]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.359
  Slack (ns):             22.347
  Arrival (ns):            9.232
  Required (ns):          31.579
  Setup (ns):              0.254
  Minimum Period (ns):     2.653
  Operating Conditions:    WORST

Path 3
  From: clock_counter[4]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.362
  Slack (ns):             22.355
  Arrival (ns):            9.224
  Required (ns):          31.579
  Setup (ns):              0.254
  Minimum Period (ns):     2.645
  Operating Conditions:    WORST

Path 4
  From: clock_counter[2]:CLK
  To:   state_clock[1]:D
  Delay (ns):              2.341
  Slack (ns):             22.384
  Arrival (ns):            9.203
  Required (ns):          31.587
  Setup (ns):              0.254
  Minimum Period (ns):     2.616
  Operating Conditions:    WORST

Path 5
  From: clock_counter[5]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.258
  Slack (ns):             22.449
  Arrival (ns):            9.130
  Required (ns):          31.579
  Setup (ns):              0.254
  Minimum Period (ns):     2.551
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[2]:CLK
  To: state_clock[0]:D
  data required time                                 31.579
  data arrival time                          -        9.420
  slack                                              22.159
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.471                        EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.558          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  6.029                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  6.345                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.517          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  6.862                        clock_counter[2]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.970                        clock_counter[2]:Q (f)
               +     0.432          net: clock_counter[2]
  7.402                        state_clock_ns_1_0_.m15_e_11:D (f)
               +     0.287          cell: ADLIB:CFG4
  7.689                        state_clock_ns_1_0_.m15_e_11:Y (f)
               +     0.503          net: state_clock_ns_1_0_.m15_e_11
  8.192                        state_clock_ns_1_0_.m15_e:A (f)
               +     0.287          cell: ADLIB:CFG4
  8.479                        state_clock_ns_1_0_.m15_e:Y (f)
               +     0.603          net: state_clock_ns_1_0_.N_43_mux
  9.082                        state_clock_ns_1_0_.m17:A (f)
               +     0.099          cell: ADLIB:CFG3
  9.181                        state_clock_ns_1_0_.m17:Y (r)
               +     0.090          net: state_clock_ns_1_0_.N_44_mux
  9.271                        state_clock_ns_1_0_.m24:D (r)
               +     0.074          cell: ADLIB:CFG4
  9.345                        state_clock_ns_1_0_.m24:Y (r)
               +     0.075          net: state_clock_ns[0]
  9.420                        state_clock[0]:D (r)
                                    
  9.420                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  30.472                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  31.023                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  31.340                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.493          net: clk40
  31.833                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.579                       state_clock[0]:D
                                    
  31.579                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              4.156
  Arrival (ns):            4.156
  Setup (ns):              0.201
  External Setup (ns):    -0.230
  Operating Conditions:     BEST

Path 2
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              4.156
  Arrival (ns):            4.156
  Setup (ns):              0.201
  External Setup (ns):    -0.236
  Operating Conditions:     BEST

Path 3
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              3.835
  Arrival (ns):            3.835
  Setup (ns):              0.201
  External Setup (ns):    -0.557
  Operating Conditions:     BEST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              3.512
  Arrival (ns):            3.512
  Setup (ns):              0.201
  External Setup (ns):    -0.873
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: state_clock[0]:D
  data required time                                    N/C
  data arrival time                          -        4.156
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (f)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (f)
               +     1.260          cell: ADLIB:IOPAD_IN
  1.260                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (f)
               +     0.022          net: lvCLKLOS_ibuf/U0/YIN1
  1.282                        lvCLKLOS_ibuf/U0/U_IOINFF:A (f)
               +     0.071          cell: ADLIB:IOINFF_BYPASS
  1.353                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (f)
               +     2.002          net: lvCLKLOS_0
  3.355                        state_clock_ns_1_0_.m22_1_0:B (f)
               +     0.153          cell: ADLIB:CFG3
  3.508                        state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.160          net: state_clock_ns_1_0_.m22_1_0
  3.668                        state_clock_ns_1_0_.m22:C (r)
               +     0.139          cell: ADLIB:CFG3
  3.807                        state_clock_ns_1_0_.m22:Y (r)
               +     0.159          net: state_clock_ns_1_0_.N_31_mux
  3.966                        state_clock_ns_1_0_.m24:C (r)
               +     0.139          cell: ADLIB:CFG4
  4.105                        state_clock_ns_1_0_.m24:Y (r)
               +     0.051          net: state_clock_ns[0]
  4.156                        state_clock[0]:D (r)
                                    
  4.156                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.240          Clock generation
  N/C                          
               +     0.308          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.118          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.367          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.341          net: clk40
  N/C                          state_clock[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          state_clock[0]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              7.584
  Arrival (ns):           14.432
  Clock to Out (ns):      14.432
  Operating Conditions:    WORST

Path 2
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              6.837
  Arrival (ns):           13.694
  Clock to Out (ns):      13.694
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              6.478
  Arrival (ns):           13.335
  Clock to Out (ns):      13.335
  Operating Conditions:    WORST

Path 4
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              6.399
  Arrival (ns):           13.247
  Clock to Out (ns):      13.247
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: CLK_SEL2
  data required time                                    N/C
  data arrival time                          -       14.432
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.023                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.340                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.508          net: clk40
  6.848                        clock_selection[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.956                        clock_selection[1]:Q (f)
               +     4.647          net: CLKLEDG_c
  11.603                       CLK_SEL2_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  11.933                       CLK_SEL2_obuf/U0/U_IOOUTFF:Y (f)
               +     0.095          net: CLK_SEL2_obuf/U0/DOUT
  12.028                       CLK_SEL2_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  14.432                       CLK_SEL2_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL2
  14.432                       CLK_SEL2 (f)
                                    
  14.432                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL2 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              1.357
  Slack (ns):             25.224
  Arrival (ns):            4.293
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              1.357
  Slack (ns):             25.230
  Arrival (ns):            4.293
  Required (ns):          29.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              1.273
  Slack (ns):             25.314
  Arrival (ns):            4.209
  Required (ns):          29.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              1.066
  Slack (ns):             25.514
  Arrival (ns):            4.002
  Required (ns):          29.516
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.967
  Slack (ns):             25.611
  Arrival (ns):            3.912
  Required (ns):          29.523
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To: state_clock[0]:D
  data required time                                 29.517
  data arrival time                          -        4.293
  slack                                              25.224
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.423          net: fpgack40_buf/U_GB_YWn_GEast
  2.348                        fpgack40_buf/U_GB_RGB1_RGB48:An (f)
               +     0.219          cell: ADLIB:RGB
  2.567                        fpgack40_buf/U_GB_RGB1_RGB48:YL (r)
               +     0.369          net: fpgack40_buf/U_GB_RGB1_RGB48_rgbl_net_1
  2.936                        vme_int_instance/regs.clocksel[0]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  3.010                        vme_int_instance/regs.clocksel[0]:Q (f)
               +     0.832          net: regs.clocksel[0]
  3.842                        state_clock_ns_1_0_.m22:B (f)
               +     0.102          cell: ADLIB:CFG3
  3.944                        state_clock_ns_1_0_.m22:Y (r)
               +     0.159          net: state_clock_ns_1_0_.N_31_mux
  4.103                        state_clock_ns_1_0_.m24:C (r)
               +     0.139          cell: ADLIB:CFG4
  4.242                        state_clock_ns_1_0_.m24:Y (r)
               +     0.051          net: state_clock_ns[0]
  4.293                        state_clock[0]:D (r)
                                    
  4.293                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.378          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  29.158                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  29.377                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.341          net: clk40
  29.718                       state_clock[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.517                       state_clock[0]:D
                                    
  29.517                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              6.750
  Slack (ns):             20.638
  Arrival (ns):           10.750
  Required (ns):          31.388
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              6.749
  Slack (ns):             20.647
  Arrival (ns):           10.749
  Required (ns):          31.396
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              3.938
  Slack (ns):             21.454
  Arrival (ns):            7.938
  Required (ns):          29.392
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[0]:D
  data required time                                 31.388
  data arrival time                          -       10.750
  slack                                              20.638
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (r)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (r)
               +     1.960          cell: ADLIB:IOPAD_IN
  5.960                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (r)
               +     0.096          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.056                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (r)
               +     0.112          cell: ADLIB:IOINFF_BYPASS
  6.168                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (r)
               +     3.483          net: GBTX_RXRDY_0
  9.651                        state_clock_ns_1_0_.m22_1_0:A (r)
               +     0.158          cell: ADLIB:CFG3
  9.809                        state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.232          net: state_clock_ns_1_0_.m22_1_0
  10.041                       state_clock_ns_1_0_.m22:C (r)
               +     0.202          cell: ADLIB:CFG3
  10.243                       state_clock_ns_1_0_.m22:Y (r)
               +     0.230          net: state_clock_ns_1_0_.N_31_mux
  10.473                       state_clock_ns_1_0_.m24:C (r)
               +     0.202          cell: ADLIB:CFG4
  10.675                       state_clock_ns_1_0_.m24:Y (r)
               +     0.075          net: state_clock_ns[0]
  10.750                       state_clock[0]:D (r)
                                    
  10.750                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  30.308                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.534          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  30.842                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.307          cell: ADLIB:RGB
  31.149                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.493          net: clk40
  31.642                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.388                       state_clock[0]:D
                                    
  31.388                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.712
  Slack (ns):              0.842
  Arrival (ns):            2.712
  Required (ns):           3.554
  Setup (ns):              0.245
  Minimum Period (ns):    -0.842
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              2.319
  Slack (ns):              1.279
  Arrival (ns):            2.319
  Required (ns):           3.598
  Setup (ns):              0.201
  Minimum Period (ns):    -1.279
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              6.450
  Slack (ns):             91.017
  Arrival (ns):           12.102
  Required (ns):         103.119
  Setup (ns):              2.663
  Minimum Period (ns):    17.966
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              5.712
  Slack (ns):             93.711
  Arrival (ns):           11.356
  Required (ns):         105.067
  Setup (ns):              0.715
  Minimum Period (ns):    12.578
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              3.844
  Slack (ns):             95.701
  Arrival (ns):            9.496
  Required (ns):         105.197
  Setup (ns):              0.308
  Minimum Period (ns):     8.598
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.554
  data arrival time                          -        2.712
  slack                                               0.842
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.587          cell: ADLIB:MSS_075_IP
  0.587                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE (r)
               +     1.402          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE
  1.989                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A (r)
               +     0.098          cell: ADLIB:CFG2
  2.087                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (f)
               +     0.067          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  2.154                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (f)
               +     0.060          cell: ADLIB:CFG3
  2.214                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (f)
               +     0.065          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  2.279                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (f)
               +     0.060          cell: ADLIB:CFG3
  2.339                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (f)
               +     0.373          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  2.712                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (f)
                                    
  2.712                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.426          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.226                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.218          cell: ADLIB:RGB
  3.444                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.355          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  3.799                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  3.554                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.554                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.111
  Slack (ns):            198.520
  Arrival (ns):            6.620
  Required (ns):         205.140
  Recovery (ns):           0.353
  Minimum Period (ns):     1.480
  Skew (ns):               0.016
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.111
  Slack (ns):            198.532
  Arrival (ns):            6.620
  Required (ns):         205.152
  Recovery (ns):           0.353
  Minimum Period (ns):     1.468
  Skew (ns):               0.004
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  data required time                                205.140
  data arrival time                          -        6.620
  slack                                             198.520
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.621          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.675                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.991                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.518          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  5.509                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.617                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.329          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  5.946                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.147          cell: ADLIB:CFG2
  6.093                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     0.527          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  6.620                        EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn (r)
                                    
  6.620                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.621          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.675                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  204.991                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.502          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  205.493                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.140                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
                                    
  205.140                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[11]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.750
  Slack (ns):             16.926
  Arrival (ns):           11.406
  Required (ns):          28.332
  Setup (ns):              0.308
  Minimum Period (ns):     3.074
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.646
  Slack (ns):             17.031
  Arrival (ns):           11.301
  Required (ns):          28.332
  Setup (ns):              0.308
  Minimum Period (ns):     2.969
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.619
  Slack (ns):             17.048
  Arrival (ns):           11.284
  Required (ns):          28.332
  Setup (ns):              0.308
  Minimum Period (ns):     2.952
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.583
  Slack (ns):             17.084
  Arrival (ns):           11.248
  Required (ns):          28.332
  Setup (ns):              0.308
  Minimum Period (ns):     2.916
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.579
  Slack (ns):             17.107
  Arrival (ns):           11.225
  Required (ns):          28.332
  Setup (ns):              0.308
  Minimum Period (ns):     2.893
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[11]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.332
  data arrival time                          -       11.406
  slack                                              16.926
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.616          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.807                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  8.123                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.533          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  8.656                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[11]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.764                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[11]:Q (f)
               +     0.509          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[11]
  9.273                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:A (f)
               +     0.315          cell: ADLIB:CFG4
  9.588                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:Y (r)
               +     0.440          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1
  10.028                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:C (r)
               +     0.143          cell: ADLIB:CFG4
  10.171                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     1.235          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  11.406                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  11.406                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.616          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.807                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  28.123                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.517          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  28.640                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.332                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.332                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:ALn
  Delay (ns):              1.007
  Slack (ns):             18.645
  Arrival (ns):            9.639
  Required (ns):          28.284
  Recovery (ns):           0.353
  Minimum Period (ns):     1.355
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif1_core:ALn
  Delay (ns):              1.006
  Slack (ns):             18.646
  Arrival (ns):            9.638
  Required (ns):          28.284
  Recovery (ns):           0.353
  Minimum Period (ns):     1.354
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:ALn
  Delay (ns):              1.006
  Slack (ns):             18.646
  Arrival (ns):            9.638
  Required (ns):          28.284
  Recovery (ns):           0.353
  Minimum Period (ns):     1.354
  Skew (ns):              -0.005
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:ALn
  Delay (ns):              1.006
  Slack (ns):             18.649
  Arrival (ns):            9.638
  Required (ns):          28.287
  Recovery (ns):           0.353
  Minimum Period (ns):     1.351
  Skew (ns):              -0.008
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:ALn
  Delay (ns):              1.006
  Slack (ns):             18.658
  Arrival (ns):            9.638
  Required (ns):          28.296
  Recovery (ns):           0.353
  Minimum Period (ns):     1.342
  Skew (ns):              -0.017
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:ALn
  data required time                                 28.284
  data arrival time                          -        9.639
  slack                                              18.645
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.613          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.804                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.120                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.512          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.632                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.719                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:Q (r)
               +     0.920          net: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc
  9.639                        EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:ALn (r)
                                    
  9.639                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.616          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.807                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  28.123                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.514          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  28.637                       EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.284                       EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:ALn
                                    
  28.284                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.847
  Arrival (ns):           16.579
  Setup (ns):             -0.941
  Minimum Period (ns):    31.276
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.843
  Arrival (ns):           16.563
  Setup (ns):             -0.941
  Minimum Period (ns):    31.244
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.807
  Arrival (ns):           16.505
  Setup (ns):             -0.941
  Minimum Period (ns):    31.128
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.423
  Arrival (ns):           16.126
  Setup (ns):             -0.941
  Minimum Period (ns):    30.370
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.316
  Arrival (ns):           16.036
  Setup (ns):             -0.941
  Minimum Period (ns):    30.190
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       16.579
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.584          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.871                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB13:An (f)
               +     0.317          cell: ADLIB:RGB
  8.188                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB13:YL (r)
               +     0.544          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB13_rgbl_net_1
  8.732                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.840                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:Q (f)
               +     0.680          net: ident_coreinst/IICE_INST/b3_SoW/ttdo
  9.520                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:C (f)
               +     0.221          cell: ADLIB:CFG4
  9.741                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:Y (r)
               +     0.223          net: ident_coreinst/IICE_INST/N_13
  9.964                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:B (r)
               +     0.143          cell: ADLIB:CFG2
  10.107                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:Y (f)
               +     0.344          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_61
  10.451                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:B (f)
               +     0.087          cell: ADLIB:CFG4
  10.538                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (f)
               +     0.220          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  10.758                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (f)
               +     0.164          cell: ADLIB:CFG4
  10.922                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (f)
               +     0.629          net: ident_coreinst/b3_PLF_0_2
  11.551                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (f)
               +     0.140          cell: ADLIB:CFG4
  11.691                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.458          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  12.149                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.100          cell: ADLIB:CFG3
  12.249                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.219          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  12.468                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.087          cell: ADLIB:CFG4
  12.555                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     2.506          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  15.061                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  15.260                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (f)
               +     1.319          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  16.579                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  16.579                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.941          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  Delay (ns):              3.720
  Arrival (ns):            3.720
  Setup (ns):              0.201
  External Setup (ns):    -1.865
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D
  Delay (ns):              3.633
  Arrival (ns):            3.633
  Setup (ns):              0.201
  External Setup (ns):    -1.933
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[32]:D
  Delay (ns):              3.468
  Arrival (ns):            3.468
  Setup (ns):              0.201
  External Setup (ns):    -2.115
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  Delay (ns):              3.390
  Arrival (ns):            3.390
  Setup (ns):              0.201
  External Setup (ns):    -2.197
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme:D
  Delay (ns):              3.367
  Arrival (ns):            3.367
  Setup (ns):              0.202
  External Setup (ns):    -2.223
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  data required time                                    N/C
  data arrival time                          -        3.720
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.350          net: ident_coreinst/IICE_comm2iice[7]
  3.720                        ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D (r)
                                    
  3.720                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.384          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:YL (r)
               +     0.352          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8_rgbl_net_1
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.720
  Arrival (ns):            8.164
  Clock to Out (ns):       8.164
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.655
  Arrival (ns):            8.099
  Clock to Out (ns):       8.099
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        8.164
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     1.444          net: vme_int_instance/DS
  1.444                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  1.552                        vme_int_instance/DSINHIB:Q (f)
               +     0.055          net: vme_int_instance/DSINHIB
  1.607                        vme_int_instance/DS1L:A (f)
               +     0.296          cell: ADLIB:CFG3
  1.903                        vme_int_instance/DS1L:Y (f)
               +     3.030          net: DS0L_c
  4.933                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  5.263                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  5.760                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  8.164                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  8.164                        DS0L (f)
                                    
  8.164                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[32]:D
  Delay (ns):              3.824
  Slack (ns):              8.274
  Arrival (ns):            7.596
  Required (ns):          15.870
  Setup (ns):              0.254
  Minimum Period (ns):     8.452
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[33]:D
  Delay (ns):              3.801
  Slack (ns):              8.308
  Arrival (ns):            7.573
  Required (ns):          15.881
  Setup (ns):              0.254
  Minimum Period (ns):     8.384
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.38.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[76]:D
  Delay (ns):              2.516
  Slack (ns):              9.578
  Arrival (ns):            6.297
  Required (ns):          15.875
  Setup (ns):              0.254
  Minimum Period (ns):     5.844
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.13.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[27]:D
  Delay (ns):              2.363
  Slack (ns):              9.694
  Arrival (ns):            6.164
  Required (ns):          15.858
  Setup (ns):              0.254
  Minimum Period (ns):     5.612
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.35.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[71]:D
  Delay (ns):              2.279
  Slack (ns):              9.768
  Arrival (ns):            6.083
  Required (ns):          15.851
  Setup (ns):              0.254
  Minimum Period (ns):     5.464
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[32]:D
  data required time                                 15.870
  data arrival time                          -        7.596
  slack                                               8.274
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.595          net: DCLK00_buf/U_GB_YWn
  2.946                        DCLK00_buf/U_GB_RGB1_RGB9:An (r)
               +     0.248          cell: ADLIB:RGB
  3.194                        DCLK00_buf/U_GB_RGB1_RGB9:YL (f)
               +     0.578          net: DCLK00_buf/U_GB_RGB1_RGB9_rgbl_net_1
  3.772                        dout_inbuf_instance.16.DDR_IN_inst:CLK (r)
               +     0.126          cell: ADLIB:DDR_IN_UNIT
  3.898                        dout_inbuf_instance.16.DDR_IN_inst:QR (r)
               +     3.698          net: GBTX_DOUT_rise[16]
  7.596                        GBTx_interface_instance/data_from_gbtx[32]:D (r)
                                    
  7.596                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YWn (f)
               +     0.581          net: DCLK00_buf/U_GB_YWn
  15.308                       DCLK00_buf/U_GB_RGB1_RGB46:An (f)
               +     0.316          cell: ADLIB:RGB
  15.624                       DCLK00_buf/U_GB_RGB1_RGB46:YR (r)
               +     0.500          net: DCLK00_buf/U_GB_RGB1_RGB46_rgbr_net_1
  16.124                       GBTx_interface_instance/data_from_gbtx[32]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.870                       GBTx_interface_instance/data_from_gbtx[32]:D
                                    
  15.870                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.527
  Arrival (ns):            5.142
  Required (ns):          14.669
  Setup (ns):              0.228
  External Setup (ns):    -1.027
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.641
  data arrival time                          -        5.182
  slack                                               9.459
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.387          net: DCLK00_buf/U_GB_YWn_GEast
  14.331                       DCLK00_buf/U_GB_RGB1_RGB81:An (r)
               +     0.165          cell: ADLIB:RGB
  14.496                       DCLK00_buf/U_GB_RGB1_RGB81:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB81_rgbl_net_1
  14.903                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.641                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.641                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB81:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB81:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB81_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:ALn
  Delay (ns):              3.066
  Slack (ns):             21.588
  Arrival (ns):            6.698
  Required (ns):          28.286
  Recovery (ns):           0.353
  Minimum Period (ns):     3.412
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/RDATA_r[44]:ALn
  Delay (ns):              3.066
  Slack (ns):             21.588
  Arrival (ns):            6.698
  Required (ns):          28.286
  Recovery (ns):           0.353
  Minimum Period (ns):     3.412
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/RDATA_r[11]:ALn
  Delay (ns):              3.066
  Slack (ns):             21.588
  Arrival (ns):            6.698
  Required (ns):          28.286
  Recovery (ns):           0.353
  Minimum Period (ns):     3.412
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/RDATA_r[4]:ALn
  Delay (ns):              3.066
  Slack (ns):             21.598
  Arrival (ns):            6.698
  Required (ns):          28.296
  Recovery (ns):           0.353
  Minimum Period (ns):     3.402
  Skew (ns):              -0.017
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/RDATA_r[33]:ALn
  Delay (ns):              3.066
  Slack (ns):             21.598
  Arrival (ns):            6.698
  Required (ns):          28.296
  Recovery (ns):           0.353
  Minimum Period (ns):     3.402
  Skew (ns):              -0.017
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:ALn
  data required time                                 28.286
  data arrival time                          -        6.698
  slack                                              21.588
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YEn (f)
               +     0.564          net: DCLK00_buf/U_GB_YWn_GEast
  2.791                        DCLK00_buf/U_GB_RGB1_RGB55:An (f)
               +     0.317          cell: ADLIB:RGB
  3.108                        DCLK00_buf/U_GB_RGB1_RGB55:YL (r)
               +     0.524          net: DCLK00_buf/U_GB_RGB1_RGB55_rgbl_net_1
  3.632                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.719                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     2.979          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.698                        GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:ALn (r)
                                    
  6.698                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YWn (f)
               +     0.582          net: DCLK00_buf/U_GB_YWn
  27.809                       DCLK00_buf/U_GB_RGB1_RGB44:An (f)
               +     0.316          cell: ADLIB:RGB
  28.125                       DCLK00_buf/U_GB_RGB1_RGB44:YR (r)
               +     0.514          net: DCLK00_buf/U_GB_RGB1_RGB44_rgbr_net_1
  28.639                       GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.286                       GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:ALn
                                    
  28.286                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              6.534
  Slack (ns):             11.146
  Arrival (ns):           10.854
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C10/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.078
  Slack (ns):             16.219
  Arrival (ns):           12.342
  Required (ns):          28.561
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[1]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C10/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.036
  Slack (ns):             16.269
  Arrival (ns):           12.292
  Required (ns):          28.561
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C4/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              7.913
  Slack (ns):             16.386
  Arrival (ns):           12.177
  Required (ns):          28.563
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[1]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C4/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              7.871
  Slack (ns):             16.436
  Arrival (ns):           12.127
  Required (ns):          28.563
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.854
  slack                                              11.146
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.644          net: fpgack40_buf/U_GB_YWn
  3.493                        fpgack40_buf/U_GB_RGB1_RGB30:An (f)
               +     0.316          cell: ADLIB:RGB
  3.809                        fpgack40_buf/U_GB_RGB1_RGB30:YR (r)
               +     0.511          net: fpgack40_buf/U_GB_RGB1_RGB30_rgbr_net_1
  4.320                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.428                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     3.255          net: GBTX_RESETB_c
  7.683                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  8.013                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  8.316                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.854                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.854                       GBTX_RESETB (f)
                                    
  10.854                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

Info: The maximum frequency of this clock domain is limited by the period of pin CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/TL_TL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain rx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.963
  Slack (ns):             -2.641
  Arrival (ns):            6.387
  Required (ns):           3.746
  Setup (ns):              0.254
  Minimum Period (ns):    13.282
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.777
  Slack (ns):             -2.448
  Arrival (ns):            6.194
  Required (ns):           3.746
  Setup (ns):              0.254
  Minimum Period (ns):    12.896
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.751
  Slack (ns):             -2.423
  Arrival (ns):            6.169
  Required (ns):           3.746
  Setup (ns):              0.254
  Minimum Period (ns):    12.846
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[0]:D
  Delay (ns):              4.618
  Slack (ns):             -2.296
  Arrival (ns):            6.042
  Required (ns):           3.746
  Setup (ns):              0.254
  Minimum Period (ns):    12.592
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.524
  Slack (ns):             -2.202
  Arrival (ns):            5.948
  Required (ns):           3.746
  Setup (ns):              0.254
  Minimum Period (ns):    12.404
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  data required time                                  3.746
  data arrival time                          -        6.387
  slack                                              -2.641
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.599          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  0.599                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB19:An (f)
               +     0.317          cell: ADLIB:RGB
  0.916                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB19:YL (r)
               +     0.508          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB19_rgbl_net_1
  1.424                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  1.532                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:Q (f)
               +     0.631          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]
  2.163                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11_2_0:B (f)
               +     0.099          cell: ADLIB:CFG3
  2.262                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11_2_0:Y (r)
               +     1.120          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11_2
  3.382                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11:A (r)
               +     0.202          cell: ADLIB:CFG4
  3.584                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11:Y (r)
               +     0.862          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hot_i
  4.446                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10[3]:D (r)
               +     0.158          cell: ADLIB:CFG4
  4.604                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10[3]:Y (r)
               +     0.246          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10[3]
  4.850                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10_RNID3266[3]:B (r)
               +     0.158          cell: ADLIB:CFG3
  5.008                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10_RNID3266[3]:Y (r)
               +     0.870          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10_RNID3266[3]
  5.878                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]:D (r)
               +     0.270          cell: ADLIB:CFG4
  6.148                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]:Y (r)
               +     0.090          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]
  6.238                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0[1]:D (r)
               +     0.074          cell: ADLIB:CFG4
  6.312                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0[1]:Y (r)
               +     0.075          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9[1]
  6.387                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D (r)
                                    
  6.387                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        rx_clk
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  3.746                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
                                    
  3.746                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn
  Delay (ns):              2.566
  Slack (ns):             -0.321
  Arrival (ns):            3.968
  Required (ns):           3.647
  Recovery (ns):           0.353
  Minimum Period (ns):     8.642
  Skew (ns):               1.402
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[3]:ALn
  Delay (ns):              2.566
  Slack (ns):             -0.321
  Arrival (ns):            3.968
  Required (ns):           3.647
  Recovery (ns):           0.353
  Minimum Period (ns):     8.642
  Skew (ns):               1.402
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[2]:ALn
  Delay (ns):              2.566
  Slack (ns):             -0.321
  Arrival (ns):            3.968
  Required (ns):           3.647
  Recovery (ns):           0.353
  Minimum Period (ns):     8.642
  Skew (ns):               1.402
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[1]:ALn
  Delay (ns):              2.566
  Slack (ns):             -0.321
  Arrival (ns):            3.968
  Required (ns):           3.647
  Recovery (ns):           0.353
  Minimum Period (ns):     8.642
  Skew (ns):               1.402
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[0]:ALn
  Delay (ns):              2.566
  Slack (ns):             -0.321
  Arrival (ns):            3.968
  Required (ns):           3.647
  Recovery (ns):           0.353
  Minimum Period (ns):     8.642
  Skew (ns):               1.402
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn
  data required time                                  3.647
  data arrival time                          -        3.968
  slack                                              -0.321
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.594          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  0.594                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB14:An (f)
               +     0.317          cell: ADLIB:RGB
  0.911                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB14:YL (r)
               +     0.491          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB14_rgbl_net_1
  1.402                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  1.489                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.445          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  1.934                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  2.034                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     0.704          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  2.738                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE_13:B (f)
               +     0.099          cell: ADLIB:CFG2
  2.837                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE_13:Y (r)
               +     1.131          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/N_33_i
  3.968                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn (r)
                                    
  3.968                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        rx_clk
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  3.647                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn
                                    
  3.647                        data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.963
  Slack (ns):             -5.240
  Arrival (ns):           10.379
  Required (ns):           5.139
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.777
  Slack (ns):             -5.047
  Arrival (ns):           10.186
  Required (ns):           5.139
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.751
  Slack (ns):             -5.022
  Arrival (ns):           10.161
  Required (ns):           5.139
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[0]:D
  Delay (ns):              4.618
  Slack (ns):             -4.895
  Arrival (ns):           10.034
  Required (ns):           5.139
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.524
  Slack (ns):             -4.799
  Arrival (ns):            9.940
  Required (ns):           5.141
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  data required time                                  5.139
  data arrival time                          -       10.379
  slack                                              -5.240
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.599          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.591                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB19:An (f)
               +     0.317          cell: ADLIB:RGB
  4.908                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB19:YL (r)
               +     0.508          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB19_rgbl_net_1
  5.416                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.524                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]:Q (f)
               +     0.631          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[3]
  6.155                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11_2_0:B (f)
               +     0.099          cell: ADLIB:CFG3
  6.254                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11_2_0:Y (r)
               +     1.120          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11_2
  7.374                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11:A (r)
               +     0.202          cell: ADLIB:CFG4
  7.576                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11:Y (r)
               +     0.862          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hot_i
  8.438                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10[3]:D (r)
               +     0.158          cell: ADLIB:CFG4
  8.596                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10[3]:Y (r)
               +     0.246          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10[3]
  8.842                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10_RNID3266[3]:B (r)
               +     0.158          cell: ADLIB:CFG3
  9.000                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10_RNID3266[3]:Y (r)
               +     0.870          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_14_i_a3_0_a2_10_RNID3266[3]
  9.870                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]:D (r)
               +     0.270          cell: ADLIB:CFG4
  10.140                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]:Y (r)
               +     0.090          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]
  10.230                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0[1]:D (r)
               +     0.074          cell: ADLIB:CFG4
  10.304                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0[1]:Y (r)
               +     0.075          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9[1]
  10.379                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D (r)
                                    
  10.379                       data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        rx_clk
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.589                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13:An (f)
               +     0.317          cell: ADLIB:RGB
  4.906                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13:YL (r)
               +     0.487          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB13_rgbl_net_1
  5.393                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  5.139                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
                                    
  5.139                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to rx_clk

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to rx_clk

----------------------------------------------------

SET FPGACK40 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.610
  Slack (ns):             -4.146
  Arrival (ns):            4.892
  Required (ns):           0.746
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.469
  Slack (ns):             -4.006
  Arrival (ns):            4.752
  Required (ns):           0.746
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.475
  Slack (ns):             -4.001
  Arrival (ns):            4.747
  Required (ns):           0.746
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.464
  Slack (ns):             -3.999
  Arrival (ns):            4.745
  Required (ns):           0.746
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.476
  Slack (ns):             -3.983
  Arrival (ns):            4.729
  Required (ns):           0.746
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  data required time                                  0.746
  data arrival time                          -        4.892
  slack                                              -4.146
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.591          net: fpgack40_buf/U_GB_YWn
  3.440                        fpgack40_buf/U_GB_RGB1_RGB70:An (f)
               +     0.317          cell: ADLIB:RGB
  3.757                        fpgack40_buf/U_GB_RGB1_RGB70:YL (r)
               +     0.525          net: fpgack40_buf/U_GB_RGB1_RGB70_rgbl_net_1
  4.282                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.369                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:Q (r)
               +     0.523          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]
  4.892                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D (r)
                                    
  4.892                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        rx_clk
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  0.746                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
                                    
  0.746                        data required time


Operating Conditions : WORST

END SET FPGACK40 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.959
  Slack (ns):             11.174
  Arrival (ns):            5.265
  Required (ns):          16.439
  Setup (ns):              0.254
  Minimum Period (ns):     2.652
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.666
  Slack (ns):             11.460
  Arrival (ns):            4.979
  Required (ns):          16.439
  Setup (ns):              0.254
  Minimum Period (ns):     2.080
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_a1500_interf/I_PXLIF/PXLIF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLIF_PXLIF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_clint/addr[8]:EN
  Delay (ns):             10.137
  Slack (ns):             14.436
  Arrival (ns):           14.549
  Required (ns):          28.985
  Setup (ns):              0.308
  Minimum Period (ns):    10.564
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_a1500_interf/I_PXLIF/PXLIF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLIF_PXLIF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_clint/addr[12]:EN
  Delay (ns):             10.137
  Slack (ns):             14.436
  Arrival (ns):           14.549
  Required (ns):          28.985
  Setup (ns):              0.308
  Minimum Period (ns):    10.564
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_a1500_interf/I_PXLIF/PXLIF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLIF_PXLIF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_clint/addr[13]:EN
  Delay (ns):             10.137
  Slack (ns):             14.448
  Arrival (ns):           14.549
  Required (ns):          28.997
  Setup (ns):              0.308
  Minimum Period (ns):    10.552
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.439
  data arrival time                          -        5.265
  slack                                              11.174
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.613          net: fpgack40_buf/U_GB_YWn_GEast
  3.462                        fpgack40_buf/U_GB_RGB1_RGB63:An (f)
               +     0.317          cell: ADLIB:RGB
  3.779                        fpgack40_buf/U_GB_RGB1_RGB63:YL (r)
               +     0.527          net: fpgack40_buf/U_GB_RGB1_RGB63_rgbl_net_1
  4.306                        vme_int_instance/CYC2ESST:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.414                        vme_int_instance/CYC2ESST:Q (f)
               +     0.677          net: vme_int_instance/CYC2ESST
  5.091                        vme_int_instance/DTACKSN_3:B (f)
               +     0.099          cell: ADLIB:CFG2
  5.190                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.075          net: vme_int_instance/DTACKSN_3
  5.265                        vme_int_instance/DTACKSN:D (r)
                                    
  5.265                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.587          net: fpgack40_buf/U_GB_YWn_GEast
  15.921                       fpgack40_buf/U_GB_RGB1_RGB65:An (r)
               +     0.248          cell: ADLIB:RGB
  16.169                       fpgack40_buf/U_GB_RGB1_RGB65:YL (f)
               +     0.524          net: fpgack40_buf/U_GB_RGB1_RGB65_rgbl_net_1
  16.693                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.439                       vme_int_instance/DTACKSN:D
                                    
  16.439                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: VDB[8]
  To:   vme_int_instance/lb_rdata_i[7]:D
  Delay (ns):              8.366
  Slack (ns):             16.537
  Arrival (ns):           12.366
  Required (ns):          28.903
  Setup (ns):              0.254
  External Setup (ns):     4.463
  Operating Conditions:    WORST

Path 2
  From: VDB[7]
  To:   vme_int_instance/lb_rdata_i[6]:D
  Delay (ns):              8.310
  Slack (ns):             16.600
  Arrival (ns):           12.310
  Required (ns):          28.910
  Setup (ns):              0.254
  External Setup (ns):     4.400
  Operating Conditions:    WORST

Path 3
  From: VDB[10]
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              8.047
  Slack (ns):             16.853
  Arrival (ns):           12.047
  Required (ns):          28.900
  Setup (ns):              0.254
  External Setup (ns):     4.147
  Operating Conditions:    WORST

Path 4
  From: VDB[10]
  To:   vme_int_instance/event_data[25]:D
  Delay (ns):              7.750
  Slack (ns):             17.177
  Arrival (ns):           11.750
  Required (ns):          28.927
  Setup (ns):              0.254
  External Setup (ns):     3.823
  Operating Conditions:    WORST

Path 5
  From: VDB[6]
  To:   vme_int_instance/lb_rdata_i[5]:D
  Delay (ns):              7.703
  Slack (ns):             17.188
  Arrival (ns):           11.703
  Required (ns):          28.891
  Setup (ns):              0.254
  External Setup (ns):     3.812
  Operating Conditions:    WORST


Expanded Path 1
  From: VDB[8]
  To: vme_int_instance/lb_rdata_i[7]:D
  data required time                                 28.903
  data arrival time                          -       12.366
  slack                                              16.537
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        VDB[8] (f)
               +     0.000          net: VDB[8]
  4.000                        VDB_iobuf[8]/U0/U_IOPAD:PAD (f)
               +     1.152          cell: ADLIB:IOPAD_BI
  5.152                        VDB_iobuf[8]/U0/U_IOPAD:Y (f)
               +     0.008          net: VDB_iobuf[8]/U0/YIN1
  5.160                        VDB_iobuf[8]/U0/U_IOINFF:A (f)
               +     0.081          cell: ADLIB:IOINFF_BYPASS
  5.241                        VDB_iobuf[8]/U0/U_IOINFF:Y (f)
               +     4.885          net: VDB_in[8]
  10.126                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[7]:C (f)
               +     0.209          cell: ADLIB:ARI1_CC
  10.335                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[7]:Y (f)
               +     0.096          net: vme_int_instance/lb_rdata_i_38_m23_1_0_y0[7]
  10.431                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[7]:A (f)
               +     0.099          cell: ADLIB:ARI1_CC
  10.530                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[7]:Y (r)
               +     0.974          net: vme_int_instance/lb_rdata_i_38_m23[7]
  11.504                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[7]:D (r)
               +     0.202          cell: ADLIB:ARI1_CC
  11.706                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[7]:Y (r)
               +     0.305          net: vme_int_instance/lb_rdata_i_38_m29[7]
  12.011                       vme_int_instance/lb_rdata_i_38[7]:D (r)
               +     0.282          cell: ADLIB:CFG4
  12.293                       vme_int_instance/lb_rdata_i_38[7]:Y (r)
               +     0.073          net: vme_int_instance/lb_rdata_i_38[7]
  12.366                       vme_int_instance/lb_rdata_i[7]:D (r)
                                    
  12.366                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.599          net: fpgack40_buf/U_GB_YWn_GEast
  28.362                       fpgack40_buf/U_GB_RGB1_RGB52:An (f)
               +     0.307          cell: ADLIB:RGB
  28.669                       fpgack40_buf/U_GB_RGB1_RGB52:YL (r)
               +     0.488          net: fpgack40_buf/U_GB_RGB1_RGB52_rgbl_net_1
  29.157                       vme_int_instance/lb_rdata_i[7]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.903                       vme_int_instance/lb_rdata_i[7]:D
                                    
  28.903                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):              9.695
  Slack (ns):              7.024
  Arrival (ns):           13.976
  Required (ns):          21.000
  Clock to Out (ns):      13.976
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):              9.685
  Slack (ns):              7.034
  Arrival (ns):           13.966
  Required (ns):          21.000
  Clock to Out (ns):      13.966
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              9.216
  Slack (ns):              7.503
  Arrival (ns):           13.497
  Required (ns):          21.000
  Clock to Out (ns):      13.497
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              9.201
  Slack (ns):              7.518
  Arrival (ns):           13.482
  Required (ns):          21.000
  Clock to Out (ns):      13.482
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[0]
  Delay (ns):              9.112
  Slack (ns):              7.607
  Arrival (ns):           13.393
  Required (ns):          21.000
  Clock to Out (ns):      13.393
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       13.976
  slack                                               7.024
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.609          net: fpgack40_buf/U_GB_YWn_GEast
  3.458                        fpgack40_buf/U_GB_RGB1_RGB65:An (f)
               +     0.317          cell: ADLIB:RGB
  3.775                        fpgack40_buf/U_GB_RGB1_RGB65:YL (r)
               +     0.506          net: fpgack40_buf/U_GB_RGB1_RGB65_rgbl_net_1
  4.281                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.368                        vme_int_instance/NOEADWi:Q (r)
               +     2.838          net: NOEADW_c
  7.206                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  7.306                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     0.953          net: NOEADW_c_i
  8.259                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  8.589                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  9.244                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  13.976                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  13.976                       AML[2] (f)
                                    
  13.976                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              1.048
  Slack (ns):             11.177
  Arrival (ns):            5.257
  Required (ns):          16.434
  Recovery (ns):           0.353
  Minimum Period (ns):     2.646
  Skew (ns):              -0.078
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C11/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.405
  Slack (ns):             15.482
  Arrival (ns):           13.669
  Required (ns):          29.151
  Recovery (ns):           0.327
  Minimum Period (ns):     9.518
  Skew (ns):              -0.214
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[1]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C11/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.363
  Slack (ns):             15.532
  Arrival (ns):           13.619
  Required (ns):          29.151
  Recovery (ns):           0.327
  Minimum Period (ns):     9.468
  Skew (ns):              -0.222
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C8/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.089
  Slack (ns):             15.792
  Arrival (ns):           13.353
  Required (ns):          29.145
  Recovery (ns):           0.327
  Minimum Period (ns):     9.208
  Skew (ns):              -0.208
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[1]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C8/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.047
  Slack (ns):             15.842
  Arrival (ns):           13.303
  Required (ns):          29.145
  Recovery (ns):           0.327
  Minimum Period (ns):     9.158
  Skew (ns):              -0.216
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.434
  data arrival time                          -        5.257
  slack                                              11.177
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.587          net: fpgack40_buf/U_GB_YWn_GEast
  3.421                        fpgack40_buf/U_GB_RGB1_RGB65:An (r)
               +     0.248          cell: ADLIB:RGB
  3.669                        fpgack40_buf/U_GB_RGB1_RGB65:YL (f)
               +     0.540          net: fpgack40_buf/U_GB_RGB1_RGB65_rgbl_net_1
  4.209                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.317                        vme_int_instance/DTACKSN:Q (f)
               +     0.322          net: vme_int_instance/DTACKSN
  4.639                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.099          cell: ADLIB:CFG3
  4.738                        vme_int_instance/un23_active_high_reset:Y (r)
               +     0.519          net: vme_int_instance/un23_active_high_reset_i
  5.257                        vme_int_instance/DRLTC:ALn (r)
                                    
  5.257                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.609          net: fpgack40_buf/U_GB_YWn_GEast
  15.958                       fpgack40_buf/U_GB_RGB1_RGB65:An (f)
               +     0.317          cell: ADLIB:RGB
  16.275                       fpgack40_buf/U_GB_RGB1_RGB65:YL (r)
               +     0.512          net: fpgack40_buf/U_GB_RGB1_RGB65_rgbl_net_1
  16.787                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.434                       vme_int_instance/DRLTC:ALn
                                    
  16.434                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              3.492
  Slack (ns):             18.711
  Arrival (ns):           10.340
  Required (ns):          29.051
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              3.386
  Slack (ns):             18.781
  Arrival (ns):           10.234
  Required (ns):          29.015
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              3.250
  Slack (ns):             18.907
  Arrival (ns):           10.107
  Required (ns):          29.014
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              2.839
  Slack (ns):             19.324
  Arrival (ns):            9.696
  Required (ns):          29.020
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: vme_int_instance/event_data[17]:D
  data required time                                 29.051
  data arrival time                          -       10.340
  slack                                              18.711
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.023                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.340                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.508          net: clk40
  6.848                        clock_selection[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  6.935                        clock_selection[1]:Q (r)
               +     1.565          net: CLKLEDG_c
  8.500                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[17]:C (r)
               +     0.158          cell: ADLIB:CFG4
  8.658                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[17]:Y (r)
               +     0.437          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[17]
  9.095                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[17]:B (r)
               +     0.074          cell: ADLIB:CFG4
  9.169                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[17]:Y (r)
               +     0.639          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[17]
  9.808                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[17]:A (r)
               +     0.158          cell: ADLIB:CFG4
  9.966                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[17]:Y (r)
               +     0.226          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[17]
  10.192                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[17]:C (r)
               +     0.074          cell: ADLIB:CFG3
  10.266                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[17]:Y (r)
               +     0.074          net: vme_int_instance/event_data_13[17]
  10.340                       vme_int_instance/event_data[17]:D (r)
                                    
  10.340                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.615          net: fpgack40_buf/U_GB_YWn_GEast
  28.464                       fpgack40_buf/U_GB_RGB1_RGB56:An (f)
               +     0.317          cell: ADLIB:RGB
  28.781                       fpgack40_buf/U_GB_RGB1_RGB56:YL (r)
               +     0.524          net: fpgack40_buf/U_GB_RGB1_RGB56_rgbl_net_1
  29.305                       vme_int_instance/event_data[17]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.051                       vme_int_instance/event_data[17]:D
                                    
  29.051                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              1.138
  Slack (ns):             -1.616
  Arrival (ns):            6.546
  Required (ns):           4.930
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.084
  Slack (ns):             -1.595
  Arrival (ns):            6.471
  Required (ns):           4.876
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.084
  Slack (ns):             -1.595
  Arrival (ns):            6.471
  Required (ns):           4.876
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.597
  Slack (ns):             -1.026
  Arrival (ns):            6.005
  Required (ns):           4.979
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.467
  Slack (ns):             -0.899
  Arrival (ns):            5.874
  Required (ns):           4.975
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To: CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  data required time                                  4.930
  data arrival time                          -        6.546
  slack                                              -1.616
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.580          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.572                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  4.888                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YR (r)
               +     0.520          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbr_net_1
  5.408                        CAEN_LINK_instance/I_conet_interf/endpck:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.516                        CAEN_LINK_instance/I_conet_interf/endpck:Q (f)
               +     1.030          net: CAEN_LINK_instance/I_conet_interf/endpck
  6.546                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn (r)
                                    
  6.546                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.599          net: fpgack40_buf/U_GB_YWn
  4.448                        fpgack40_buf/U_GB_RGB1_RGB47:An (f)
               +     0.316          cell: ADLIB:RGB
  4.764                        fpgack40_buf/U_GB_RGB1_RGB47:YR (r)
               +     0.519          net: fpgack40_buf/U_GB_RGB1_RGB47_rgbr_net_1
  5.283                        CAEN_LINK_instance/I_conet_interf/endpck_set:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.930                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
                                    
  4.930                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.224
  Slack (ns):             -1.803
  Arrival (ns):            6.679
  Required (ns):           4.876
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.224
  Slack (ns):             -1.803
  Arrival (ns):            6.679
  Required (ns):           4.876
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.593
  Slack (ns):             -1.078
  Arrival (ns):            6.061
  Required (ns):           4.983
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.475
  Slack (ns):             -0.962
  Arrival (ns):            5.953
  Required (ns):           4.991
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.476
  Slack (ns):             -0.960
  Arrival (ns):            5.943
  Required (ns):           4.983
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  data required time                                  4.876
  data arrival time                          -        6.679
  slack                                              -1.803
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.571          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.638                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.955                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:YL (r)
               +     0.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1_rgbl_net_1
  5.455                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.563                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.432          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  5.995                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.142                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.537          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.679                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn (r)
                                    
  6.679                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn
  4.443                        fpgack40_buf/U_GB_RGB1_RGB53:An (f)
               +     0.317          cell: ADLIB:RGB
  4.760                        fpgack40_buf/U_GB_RGB1_RGB53:YL (r)
               +     0.469          net: fpgack40_buf/U_GB_RGB1_RGB53_rgbl_net_1
  5.229                        CAEN_LINK_instance/I_conet_interf/tmonos:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.876                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn
                                    
  4.876                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):             10.689
  Slack (ns):             14.337
  Arrival (ns):           14.689
  Required (ns):          29.026
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[7]:D
  Delay (ns):              9.432
  Slack (ns):             15.460
  Arrival (ns):           13.432
  Required (ns):          28.892
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[11]:D
  Delay (ns):              9.432
  Slack (ns):             15.460
  Arrival (ns):           13.432
  Required (ns):          28.892
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[10]:D
  Delay (ns):              9.432
  Slack (ns):             15.460
  Arrival (ns):           13.432
  Required (ns):          28.892
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[9]:D
  Delay (ns):              9.432
  Slack (ns):             15.470
  Arrival (ns):           13.432
  Required (ns):          28.902
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.026
  data arrival time                          -       14.689
  slack                                              14.337
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (r)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (r)
               +     1.960          cell: ADLIB:IOPAD_IN
  5.960                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (r)
               +     0.096          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.056                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (r)
               +     0.112          cell: ADLIB:IOINFF_BYPASS
  6.168                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (r)
               +     3.562          net: GBTX_RXRDY_0
  9.730                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (r)
               +     0.326          cell: ADLIB:CFG4
  10.056                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     0.851          net: GBTx_interface_instance/bunch_reset_clk
  10.907                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.209          cell: ADLIB:CFG4
  11.116                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     1.148          net: bunch_reset_delay
  12.264                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.087          cell: ADLIB:CFG3
  12.351                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     2.338          net: vme_int_instance/BUNCH_RES_2
  14.689                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  14.689                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.600          net: fpgack40_buf/U_GB_YWn_GEast
  28.363                       fpgack40_buf/U_GB_RGB1_RGB50:An (f)
               +     0.307          cell: ADLIB:RGB
  28.670                       fpgack40_buf/U_GB_RGB1_RGB50:YR (r)
               +     0.515          net: fpgack40_buf/U_GB_RGB1_RGB50_rgbr_net_1
  29.185                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.026                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.026                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET rx_clk to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              0.781
  Slack (ns):              1.876
  Arrival (ns):            1.756
  Required (ns):           3.632
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              0.746
  Slack (ns):              1.888
  Arrival (ns):            1.708
  Required (ns):           3.596
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              0.746
  Slack (ns):              1.888
  Arrival (ns):            1.708
  Required (ns):           3.596
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.412
  Slack (ns):              2.290
  Arrival (ns):            1.388
  Required (ns):           3.678
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.323
  Slack (ns):              2.376
  Arrival (ns):            1.299
  Required (ns):           3.675
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To: CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  data required time                                  3.632
  data arrival time                          -        1.756
  slack                                               1.876
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.398          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  0.398                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.218          cell: ADLIB:RGB
  0.616                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YR (r)
               +     0.359          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbr_net_1
  0.975                        CAEN_LINK_instance/I_conet_interf/endpck:CLK (r)
               +     0.074          cell: ADLIB:SLE
  1.049                        CAEN_LINK_instance/I_conet_interf/endpck:Q (f)
               +     0.707          net: CAEN_LINK_instance/I_conet_interf/endpck
  1.756                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn (r)
                                    
  1.756                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  1.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  2.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  2.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.411          net: fpgack40_buf/U_GB_YWn
  3.336                        fpgack40_buf/U_GB_RGB1_RGB47:An (f)
               +     0.218          cell: ADLIB:RGB
  3.554                        fpgack40_buf/U_GB_RGB1_RGB47:YR (r)
               +     0.358          net: fpgack40_buf/U_GB_RGB1_RGB47_rgbr_net_1
  3.912                        CAEN_LINK_instance/I_conet_interf/endpck_set:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  3.632                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
                                    
  3.632                        data required time


Operating Conditions : BEST

END SET rx_clk to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             12.961
  Arrival (ns):           12.961

Path 2
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             12.961
  Arrival (ns):           12.961

Path 3
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             11.688
  Arrival (ns):           11.688

Path 4
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             11.688
  Arrival (ns):           11.688

Path 5
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             11.342
  Arrival (ns):           11.342


Expanded Path 1
  From: FPGACK40_P
  To: lvFPGAIO1
  data required time                                    N/C
  data arrival time                          -       12.961
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  3.428                        fpgack40_buf/U_GB_RGB1_RGB48:An (r)
               +     0.248          cell: ADLIB:RGB
  3.676                        fpgack40_buf/U_GB_RGB1_RGB48:YL (f)
               +     0.458          net: fpgack40_buf/U_GB_RGB1_RGB48_rgbl_net_1
  4.134                        vme_int_instance/un1_regs.fp_lemo_1_u_1_2:C (f)
               +     0.221          cell: ADLIB:CFG3
  4.355                        vme_int_instance/un1_regs.fp_lemo_1_u_1_2:Y (r)
               +     1.528          net: vme_int_instance/fp_lemo_1_u_1_2
  5.883                        vme_int_instance/un1_regs.fp_lemo_1_u:A (r)
               +     0.346          cell: ADLIB:CFG4
  6.229                        vme_int_instance/un1_regs.fp_lemo_1_u:Y (f)
               +     3.707          net: un1_regs.fp_lemo_1_u
  9.936                        lvFPGAIO1_iobuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  10.266                       lvFPGAIO1_iobuf/U0/U_IOOUTFF:Y (f)
               +     0.195          net: lvFPGAIO1_iobuf/U0/DOUT
  10.461                       lvFPGAIO1_iobuf/U0/U_IOPAD:D (f)
               +     2.500          cell: ADLIB:IOPAD_BI
  12.961                       lvFPGAIO1_iobuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: lvFPGAIO1
  12.961                       lvFPGAIO1 (f)
                                    
  12.961                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FPGACK40_P (f)
                                    
  N/C                          lvFPGAIO1 (f)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

