
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -316.70

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.42

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.42

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[828]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3560.81    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.59    1.30    1.74 ^ gen_regfile_ff.register_file_i.rf_reg_q[828]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.74   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[828]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.17    2.17   library removal time
                                  2.17   data required time
-----------------------------------------------------------------------------
                                  2.17   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.54    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.33    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[828]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3560.81    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.59    1.30    1.74 ^ gen_regfile_ff.register_file_i.rf_reg_q[828]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.74   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[828]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.32    1.88   library recovery time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[26]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.03    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4   10.99    0.03    0.04    0.13 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.03    0.00    0.13 ^ _16592_/A (BUF_X1)
    10   20.21    0.05    0.07    0.20 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.20 ^ _16741_/A (BUF_X1)
    10   28.53    0.06    0.09    0.29 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.07    0.00    0.30 ^ _16742_/A (BUF_X1)
    10   22.12    0.05    0.08    0.38 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.05    0.00    0.38 ^ _16743_/A (BUF_X1)
    10   27.54    0.06    0.09    0.47 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.06    0.00    0.48 ^ _16744_/A (BUF_X1)
    10   31.81    0.07    0.10    0.58 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.07    0.00    0.58 ^ _16761_/B2 (AOI21_X1)
     1    1.71    0.02    0.02    0.60 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.60 v _16776_/B1 (AOI221_X1)
     1    2.02    0.04    0.08    0.68 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.04    0.00    0.68 ^ _16777_/A2 (NAND2_X1)
     3    9.17    0.02    0.04    0.72 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.72 v _30413_/B (HA_X1)
     1    0.83    0.01    0.06    0.77 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.77 v _17781_/A1 (OR2_X1)
     1    1.66    0.01    0.05    0.82 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.82 v _17784_/A2 (OAI33_X1)
     2    7.31    0.10    0.10    0.92 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.10    0.00    0.92 ^ _17790_/A1 (NAND2_X1)
     5   16.34    0.05    0.07    0.99 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.05    0.00    0.99 v _20108_/A1 (NOR2_X2)
     5   11.42    0.04    0.06    1.05 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.04    0.00    1.05 ^ _21306_/A (BUF_X2)
    10   27.54    0.03    0.06    1.11 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.11 ^ _21307_/B (XNOR2_X1)
     1    1.80    0.02    0.04    1.15 ^ _21307_/ZN (XNOR2_X1)
                                         _04181_ (net)
                  0.02    0.00    1.15 ^ _21308_/A2 (NOR2_X1)
     1    1.59    0.01    0.01    1.17 v _21308_/ZN (NOR2_X1)
                                         _04182_ (net)
                  0.01    0.00    1.17 v _21314_/A (AOI21_X1)
     2    7.41    0.05    0.07    1.24 ^ _21314_/ZN (AOI21_X1)
                                         _14465_ (net)
                  0.05    0.00    1.24 ^ _30071_/B (FA_X1)
     2    4.30    0.02    0.06    1.30 ^ _30071_/CO (FA_X1)
                                         _14467_ (net)
                  0.02    0.00    1.30 ^ _17048_/A (XOR2_X1)
    10   50.06    0.09    0.11    1.41 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.09    0.01    1.42 v _17049_/A (INV_X1)
     8   38.86    0.09    0.14    1.56 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.09    0.00    1.56 ^ _30642_/B (HA_X1)
     1    1.00    0.01    0.04    1.61 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.61 ^ _20314_/A (BUF_X1)
     7   14.09    0.03    0.05    1.66 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.03    0.00    1.66 ^ _20315_/A (INV_X1)
     3    4.11    0.01    0.02    1.68 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.01    0.00    1.68 v _20320_/A1 (OR4_X1)
     1    1.69    0.02    0.08    1.76 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.76 v _20321_/A3 (NOR3_X1)
     2    6.65    0.06    0.09    1.85 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.06    0.00    1.85 ^ _20322_/A3 (NAND3_X1)
     1    1.66    0.02    0.03    1.88 v _20322_/ZN (NAND3_X1)
                                         _03710_ (net)
                  0.02    0.00    1.88 v _20329_/A3 (NOR4_X1)
     1    5.14    0.07    0.11    1.99 ^ _20329_/ZN (NOR4_X1)
                                         _03716_ (net)
                  0.07    0.00    1.99 ^ _20342_/A1 (NAND3_X1)
     2    6.15    0.03    0.05    2.04 v _20342_/ZN (NAND3_X1)
                                         _03728_ (net)
                  0.03    0.00    2.04 v _20346_/A2 (OR4_X4)
     3   15.76    0.02    0.11    2.15 v _20346_/ZN (OR4_X4)
                                         _03732_ (net)
                  0.02    0.00    2.15 v _25691_/C2 (AOI211_X2)
     5   20.59    0.10    0.12    2.27 ^ _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.10    0.00    2.27 ^ _26613_/A1 (OR2_X1)
     1    3.52    0.01    0.04    2.31 ^ _26613_/ZN (OR2_X1)
                                         _08042_ (net)
                  0.01    0.00    2.31 ^ _26614_/A (BUF_X4)
     7   30.88    0.02    0.03    2.34 ^ _26614_/Z (BUF_X4)
                                         _08043_ (net)
                  0.02    0.01    2.35 ^ _26625_/A1 (NAND3_X4)
     5    9.46    0.02    0.02    2.38 v _26625_/ZN (NAND3_X4)
                                         _08054_ (net)
                  0.02    0.00    2.38 v _26626_/S (MUX2_X1)
     1    1.83    0.01    0.05    2.43 ^ _26626_/Z (MUX2_X1)
                                         _08055_ (net)
                  0.01    0.00    2.43 ^ _26627_/A (BUF_X2)
     6   23.89    0.03    0.05    2.47 ^ _26627_/Z (BUF_X2)
                                         _08056_ (net)
                  0.03    0.00    2.48 ^ _26875_/A (BUF_X4)
    10   27.17    0.02    0.04    2.51 ^ _26875_/Z (BUF_X4)
                                         _08261_ (net)
                  0.02    0.00    2.52 ^ _26894_/S (MUX2_X1)
     1    1.30    0.01    0.06    2.57 v _26894_/Z (MUX2_X1)
                                         _02427_ (net)
                  0.01    0.00    2.57 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[26]$_DFFE_PP_/D (DFF_X1)
                                  2.57   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[26]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[828]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3560.81    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.59    1.30    1.74 ^ gen_regfile_ff.register_file_i.rf_reg_q[828]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.74   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[828]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.32    1.88   library recovery time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[26]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.03    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4   10.99    0.03    0.04    0.13 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.03    0.00    0.13 ^ _16592_/A (BUF_X1)
    10   20.21    0.05    0.07    0.20 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.20 ^ _16741_/A (BUF_X1)
    10   28.53    0.06    0.09    0.29 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.07    0.00    0.30 ^ _16742_/A (BUF_X1)
    10   22.12    0.05    0.08    0.38 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.05    0.00    0.38 ^ _16743_/A (BUF_X1)
    10   27.54    0.06    0.09    0.47 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.06    0.00    0.48 ^ _16744_/A (BUF_X1)
    10   31.81    0.07    0.10    0.58 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.07    0.00    0.58 ^ _16761_/B2 (AOI21_X1)
     1    1.71    0.02    0.02    0.60 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.60 v _16776_/B1 (AOI221_X1)
     1    2.02    0.04    0.08    0.68 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.04    0.00    0.68 ^ _16777_/A2 (NAND2_X1)
     3    9.17    0.02    0.04    0.72 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.72 v _30413_/B (HA_X1)
     1    0.83    0.01    0.06    0.77 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.77 v _17781_/A1 (OR2_X1)
     1    1.66    0.01    0.05    0.82 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.82 v _17784_/A2 (OAI33_X1)
     2    7.31    0.10    0.10    0.92 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.10    0.00    0.92 ^ _17790_/A1 (NAND2_X1)
     5   16.34    0.05    0.07    0.99 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.05    0.00    0.99 v _20108_/A1 (NOR2_X2)
     5   11.42    0.04    0.06    1.05 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.04    0.00    1.05 ^ _21306_/A (BUF_X2)
    10   27.54    0.03    0.06    1.11 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.11 ^ _21307_/B (XNOR2_X1)
     1    1.80    0.02    0.04    1.15 ^ _21307_/ZN (XNOR2_X1)
                                         _04181_ (net)
                  0.02    0.00    1.15 ^ _21308_/A2 (NOR2_X1)
     1    1.59    0.01    0.01    1.17 v _21308_/ZN (NOR2_X1)
                                         _04182_ (net)
                  0.01    0.00    1.17 v _21314_/A (AOI21_X1)
     2    7.41    0.05    0.07    1.24 ^ _21314_/ZN (AOI21_X1)
                                         _14465_ (net)
                  0.05    0.00    1.24 ^ _30071_/B (FA_X1)
     2    4.30    0.02    0.06    1.30 ^ _30071_/CO (FA_X1)
                                         _14467_ (net)
                  0.02    0.00    1.30 ^ _17048_/A (XOR2_X1)
    10   50.06    0.09    0.11    1.41 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.09    0.01    1.42 v _17049_/A (INV_X1)
     8   38.86    0.09    0.14    1.56 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.09    0.00    1.56 ^ _30642_/B (HA_X1)
     1    1.00    0.01    0.04    1.61 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.61 ^ _20314_/A (BUF_X1)
     7   14.09    0.03    0.05    1.66 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.03    0.00    1.66 ^ _20315_/A (INV_X1)
     3    4.11    0.01    0.02    1.68 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.01    0.00    1.68 v _20320_/A1 (OR4_X1)
     1    1.69    0.02    0.08    1.76 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.76 v _20321_/A3 (NOR3_X1)
     2    6.65    0.06    0.09    1.85 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.06    0.00    1.85 ^ _20322_/A3 (NAND3_X1)
     1    1.66    0.02    0.03    1.88 v _20322_/ZN (NAND3_X1)
                                         _03710_ (net)
                  0.02    0.00    1.88 v _20329_/A3 (NOR4_X1)
     1    5.14    0.07    0.11    1.99 ^ _20329_/ZN (NOR4_X1)
                                         _03716_ (net)
                  0.07    0.00    1.99 ^ _20342_/A1 (NAND3_X1)
     2    6.15    0.03    0.05    2.04 v _20342_/ZN (NAND3_X1)
                                         _03728_ (net)
                  0.03    0.00    2.04 v _20346_/A2 (OR4_X4)
     3   15.76    0.02    0.11    2.15 v _20346_/ZN (OR4_X4)
                                         _03732_ (net)
                  0.02    0.00    2.15 v _25691_/C2 (AOI211_X2)
     5   20.59    0.10    0.12    2.27 ^ _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.10    0.00    2.27 ^ _26613_/A1 (OR2_X1)
     1    3.52    0.01    0.04    2.31 ^ _26613_/ZN (OR2_X1)
                                         _08042_ (net)
                  0.01    0.00    2.31 ^ _26614_/A (BUF_X4)
     7   30.88    0.02    0.03    2.34 ^ _26614_/Z (BUF_X4)
                                         _08043_ (net)
                  0.02    0.01    2.35 ^ _26625_/A1 (NAND3_X4)
     5    9.46    0.02    0.02    2.38 v _26625_/ZN (NAND3_X4)
                                         _08054_ (net)
                  0.02    0.00    2.38 v _26626_/S (MUX2_X1)
     1    1.83    0.01    0.05    2.43 ^ _26626_/Z (MUX2_X1)
                                         _08055_ (net)
                  0.01    0.00    2.43 ^ _26627_/A (BUF_X2)
     6   23.89    0.03    0.05    2.47 ^ _26627_/Z (BUF_X2)
                                         _08056_ (net)
                  0.03    0.00    2.48 ^ _26875_/A (BUF_X4)
    10   27.17    0.02    0.04    2.51 ^ _26875_/Z (BUF_X4)
                                         _08261_ (net)
                  0.02    0.00    2.52 ^ _26894_/S (MUX2_X1)
     1    1.30    0.01    0.06    2.57 v _26894_/Z (MUX2_X1)
                                         _02427_ (net)
                  0.01    0.00    2.57 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[26]$_DFFE_PP_/D (DFF_X1)
                                  2.57   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[26]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_17048_/Z                               0.20    0.24   -0.04 (VIOLATED)
_20440_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_22911_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_27504_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22344_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_27512_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20147_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_20319_/Z                               0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   51.10  -25.77 (VIOLATED)
_27504_/ZN                             23.23   42.49  -19.26 (VIOLATED)
_22344_/ZN                             23.23   42.23  -19.00 (VIOLATED)
_27512_/ZN                             23.23   41.63  -18.40 (VIOLATED)
_20319_/Z                              25.33   42.18  -16.85 (VIOLATED)
_18055_/ZN                             28.99   45.12  -16.13 (VIOLATED)
_19370_/ZN                             26.02   41.49  -15.48 (VIOLATED)
_18417_/ZN                             26.02   41.41  -15.40 (VIOLATED)
_18977_/ZN                             26.02   41.33  -15.31 (VIOLATED)
_18225_/ZN                             26.02   41.28  -15.26 (VIOLATED)
_22052_/ZN                             23.23   37.31  -14.07 (VIOLATED)
_27522_/ZN                             23.23   37.22  -13.99 (VIOLATED)
_22217_/ZN                             23.23   36.68  -13.45 (VIOLATED)
_19553_/ZN                             26.02   38.73  -12.71 (VIOLATED)
_20328_/ZN                             16.02   28.47  -12.45 (VIOLATED)
_18028_/ZN                             26.02   38.33  -12.31 (VIOLATED)
_24776_/ZN                             16.02   28.25  -12.23 (VIOLATED)
_20440_/ZN                             10.47   22.64  -12.17 (VIOLATED)
_18429_/ZN                             26.02   37.63  -11.61 (VIOLATED)
_22176_/ZN                             23.23   34.75  -11.52 (VIOLATED)
_22911_/ZN                             10.47   21.90  -11.43 (VIOLATED)
_19183_/ZN                             26.70   37.91  -11.20 (VIOLATED)
_18215_/ZN                             26.02   37.12  -11.11 (VIOLATED)
_22073_/ZN                             23.23   34.09  -10.86 (VIOLATED)
_22284_/ZN                             23.23   33.93  -10.69 (VIOLATED)
_20890_/ZN                             16.02   26.64  -10.62 (VIOLATED)
_22089_/ZN                             23.23   33.42  -10.19 (VIOLATED)
_18603_/ZN                             26.02   35.43   -9.41 (VIOLATED)
_22363_/ZN                             26.05   35.35   -9.29 (VIOLATED)
_20147_/ZN                             10.47   19.54   -9.07 (VIOLATED)
_18358_/ZN                             25.33   34.40   -9.07 (VIOLATED)
_18615_/ZN                             28.99   37.96   -8.97 (VIOLATED)
_20318_/Z                              25.33   34.28   -8.95 (VIOLATED)
_19731_/ZN                             26.02   34.72   -8.71 (VIOLATED)
_18471_/ZN                             25.33   33.75   -8.42 (VIOLATED)
_19924_/ZN                             25.33   33.45   -8.12 (VIOLATED)
_22133_/ZN                             23.23   31.30   -8.07 (VIOLATED)
_27230_/ZN                             25.33   32.77   -7.44 (VIOLATED)
_20352_/ZN                             16.02   23.02   -7.00 (VIOLATED)
_25831_/ZN                             10.47   17.22   -6.75 (VIOLATED)
_22868_/ZN                             10.47   17.04   -6.57 (VIOLATED)
_26289_/ZN                             13.81   19.63   -5.82 (VIOLATED)
_17534_/ZN                             13.81   19.03   -5.22 (VIOLATED)
_19384_/ZN                             26.70   31.01   -4.30 (VIOLATED)
_23513_/ZN                             13.81   17.77   -3.96 (VIOLATED)
_23147_/ZN                             25.33   28.93   -3.60 (VIOLATED)
_23367_/ZN                             16.02   19.43   -3.41 (VIOLATED)
_27336_/ZN                             25.33   28.71   -3.38 (VIOLATED)
_17872_/ZN                             25.33   28.66   -3.33 (VIOLATED)
_18303_/ZN                             25.33   27.75   -2.42 (VIOLATED)
_23322_/ZN                             10.47   12.88   -2.41 (VIOLATED)
_26292_/ZN                             26.70   29.08   -2.37 (VIOLATED)
_17829_/ZN                             26.05   28.42   -2.36 (VIOLATED)
_17917_/ZN                             25.33   27.65   -2.32 (VIOLATED)
_27740_/ZN                             10.47   12.78   -2.31 (VIOLATED)
_20148_/ZN                             10.47   12.10   -1.63 (VIOLATED)
_27150_/ZN                             26.05   27.65   -1.60 (VIOLATED)
_27768_/ZN                             25.33   26.65   -1.32 (VIOLATED)
_24996_/ZN                             26.70   27.99   -1.29 (VIOLATED)
_21836_/ZN                             10.47   11.20   -0.73 (VIOLATED)
_26305_/ZN                             16.02   16.74   -0.72 (VIOLATED)
_24067_/ZN                             13.01   13.70   -0.69 (VIOLATED)
_28321_/ZN                             16.02   16.60   -0.57 (VIOLATED)
_17229_/ZN                             16.02   16.57   -0.55 (VIOLATED)
_27274_/ZN                             26.05   26.60   -0.54 (VIOLATED)
_20612_/ZN                             25.33   25.86   -0.53 (VIOLATED)
_22360_/ZN                             10.47   10.54   -0.07 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.04292605444788933

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2162

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-25.766708374023438

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.0173

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 10

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 67

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1260

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1653

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[26]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
   0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.13 ^ _16591_/Z (BUF_X1)
   0.07    0.20 ^ _16592_/Z (BUF_X1)
   0.09    0.29 ^ _16741_/Z (BUF_X1)
   0.09    0.38 ^ _16742_/Z (BUF_X1)
   0.09    0.47 ^ _16743_/Z (BUF_X1)
   0.11    0.58 ^ _16744_/Z (BUF_X1)
   0.02    0.60 v _16761_/ZN (AOI21_X1)
   0.08    0.68 ^ _16776_/ZN (AOI221_X1)
   0.04    0.72 v _16777_/ZN (NAND2_X1)
   0.06    0.77 v _30413_/S (HA_X1)
   0.05    0.82 v _17781_/ZN (OR2_X1)
   0.10    0.92 ^ _17784_/ZN (OAI33_X1)
   0.07    0.99 v _17790_/ZN (NAND2_X1)
   0.06    1.05 ^ _20108_/ZN (NOR2_X2)
   0.06    1.11 ^ _21306_/Z (BUF_X2)
   0.04    1.15 ^ _21307_/ZN (XNOR2_X1)
   0.01    1.17 v _21308_/ZN (NOR2_X1)
   0.07    1.24 ^ _21314_/ZN (AOI21_X1)
   0.06    1.30 ^ _30071_/CO (FA_X1)
   0.11    1.41 v _17048_/Z (XOR2_X1)
   0.15    1.56 ^ _17049_/ZN (INV_X1)
   0.04    1.61 ^ _30642_/CO (HA_X1)
   0.05    1.66 ^ _20314_/Z (BUF_X1)
   0.02    1.68 v _20315_/ZN (INV_X1)
   0.08    1.76 v _20320_/ZN (OR4_X1)
   0.09    1.85 ^ _20321_/ZN (NOR3_X1)
   0.03    1.88 v _20322_/ZN (NAND3_X1)
   0.11    1.99 ^ _20329_/ZN (NOR4_X1)
   0.05    2.04 v _20342_/ZN (NAND3_X1)
   0.11    2.15 v _20346_/ZN (OR4_X4)
   0.12    2.27 ^ _25691_/ZN (AOI211_X2)
   0.04    2.31 ^ _26613_/ZN (OR2_X1)
   0.03    2.34 ^ _26614_/Z (BUF_X4)
   0.03    2.38 v _26625_/ZN (NAND3_X4)
   0.05    2.43 ^ _26626_/Z (MUX2_X1)
   0.05    2.47 ^ _26627_/Z (BUF_X2)
   0.04    2.51 ^ _26875_/Z (BUF_X4)
   0.06    2.57 v _26894_/Z (MUX2_X1)
   0.00    2.57 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[26]$_DFFE_PP_/D (DFF_X1)
           2.57   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[26]$_DFFE_PP_/CK (DFF_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.57   data arrival time
---------------------------------------------------------
          -0.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5747

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.4153

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.130035

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.47e-03   1.56e-04   1.30e-02  16.1%
Combinational          3.00e-02   3.69e-02   4.29e-04   6.73e-02  83.4%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   3.88e-02   5.85e-04   8.07e-02 100.0%
                          51.2%      48.0%       0.7%
