 input: /home/magnago/benchmarks/ltl_timed_automata/lynch/divine/lynch_protocol_0002.xml
 property { 0 }: (G F v1_eq_1) -> (G F p0_cs7)
 ------------------- OWCTY -------------------
 initialise...		    MAP/ET
 ============================================= 
           The property DOES NOT hold      
 ============================================= 
 generating counterexample...      
===== Trace from initial =====

P0 = L1, P1 = L1, prop = 0
.v2 = 0
.v1_is_1 = 0
.v1 = 0

URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L2, P1 = L1, prop = 0
.v2 = 0
.v1_is_1 = 0
.v1 = 0
P0.c ≤ 16	P0.c-P1.c ≤ 16
P0.c-_aux ≤ 0	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L2, P1 = L2, prop = 0
.v2 = 0
.v1_is_1 = 0
.v1 = 0
P0.c ≤ 16	P1.c ≤ 16
0 ≤ P0.c-P1.c ≤ 16	P0.c-_aux ≤ 0
P1.c-_aux ≤ 0	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L3, P1 = L2, prop = 3
.v2 = 0
.v1_is_1 = 1
.v1 = 1
P0.c ≤ 16	P1.c ≤ 16
_aux ≤ 0	-16 ≤ P0.c-P1.c ≤ 0
0 ≤ P0.c-_aux ≤ 16	0 ≤ P1.c-_aux ≤ 16

URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\



===== The cycle =====

P0 = L3, P1 = L3, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 2
P0.c-_aux ≤ 16	P1.c-_aux ≤ 0

URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L3, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 2
P1.c-_aux ≤ 0	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L4, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 2
1 < _aux	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L5, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 2
1 < _aux	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L6, prop = 2
.v2 = 1
.v1_is_1 = 0
.v1 = 2
1 < _aux	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L1, P1 = CS7, prop = 2
.v2 = 1
.v1_is_1 = 0
.v1 = 2
1 < _aux	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L8, prop = 2
.v2 = 1
.v1_is_1 = 0
.v1 = 2
1 < _aux	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L9, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 2
1 < _aux	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 0
1 < _aux	
URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L2, P1 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 0
P0.c ≤ 16	1 < _aux
P0.c-P1.c ≤ 16	P0.c-_aux < -1

URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L2, P1 = L2, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 0
P0.c ≤ 16	P1.c ≤ 16
1 < _aux	0 ≤ P0.c-P1.c ≤ 16
P0.c-_aux < -1	P1.c-_aux < -1

URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<=0	\


P0 = L3, P1 = L2, prop = 3
.v2 = 0
.v1_is_1 = 1
.v1 = 1
P0.c ≤ 16	P1.c ≤ 16
_aux ≤ 0	-16 ≤ P0.c-P1.c ≤ 0
0 ≤ P0.c-_aux ≤ 16	0 ≤ P1.c-_aux ≤ 16

URA state: <=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	\
<INF	<