// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "02/13/2017 18:48:10"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module myoFPGA_top (
	CLOCK_50,
	KEY,
	LED,
	hps_memory_mem_a,
	hps_memory_mem_ba,
	hps_memory_mem_ck,
	hps_memory_mem_ck_n,
	hps_memory_mem_cke,
	hps_memory_mem_cs_n,
	hps_memory_mem_ras_n,
	hps_memory_mem_cas_n,
	hps_memory_mem_we_n,
	hps_memory_mem_reset_n,
	hps_memory_mem_dq,
	hps_memory_mem_dqs,
	hps_memory_mem_dqs_n,
	hps_memory_mem_odt,
	hps_memory_mem_dm,
	hps_memory_oct_rzqin,
	SS_n,
	MOSI,
	MISO,
	SCLK);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[7:0] LED;
output 	[14:0] hps_memory_mem_a;
output 	[2:0] hps_memory_mem_ba;
output 	hps_memory_mem_ck;
output 	hps_memory_mem_ck_n;
output 	hps_memory_mem_cke;
output 	hps_memory_mem_cs_n;
output 	hps_memory_mem_ras_n;
output 	hps_memory_mem_cas_n;
output 	hps_memory_mem_we_n;
output 	hps_memory_mem_reset_n;
output 	[39:0] hps_memory_mem_dq;
output 	[4:0] hps_memory_mem_dqs;
output 	[4:0] hps_memory_mem_dqs_n;
output 	hps_memory_mem_odt;
output 	[4:0] hps_memory_mem_dm;
input 	hps_memory_oct_rzqin;
output 	SS_n;
output 	MOSI;
input 	MISO;
output 	SCLK;

// Design Ports Information
// KEY[0]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_a[0]	=>  Location: PIN_C28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[1]	=>  Location: PIN_B28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[2]	=>  Location: PIN_E26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[3]	=>  Location: PIN_D26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[4]	=>  Location: PIN_J21,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[5]	=>  Location: PIN_J20,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[6]	=>  Location: PIN_C26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[7]	=>  Location: PIN_B26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[8]	=>  Location: PIN_F26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[9]	=>  Location: PIN_F25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[10]	=>  Location: PIN_A24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[11]	=>  Location: PIN_B24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[12]	=>  Location: PIN_D24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_a[13]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_a[14]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_ba[0]	=>  Location: PIN_A27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_ba[1]	=>  Location: PIN_H25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_ba[2]	=>  Location: PIN_G25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_ck	=>  Location: PIN_N21,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_memory_mem_ck_n	=>  Location: PIN_N20,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_memory_mem_cke	=>  Location: PIN_L28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_cs_n	=>  Location: PIN_L21,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_ras_n	=>  Location: PIN_A25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_cas_n	=>  Location: PIN_A26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_we_n	=>  Location: PIN_E25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_reset_n	=>  Location: PIN_V28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_odt	=>  Location: PIN_D28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// hps_memory_mem_dm[0]	=>  Location: PIN_G28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_memory_mem_dm[1]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dm[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dm[3]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dm[4]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SS_n	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MOSI	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SCLK	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[0]	=>  Location: PIN_J25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_memory_mem_dq[1]	=>  Location: PIN_J24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_memory_mem_dq[2]	=>  Location: PIN_E28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_memory_mem_dq[3]	=>  Location: PIN_D27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_memory_mem_dq[4]	=>  Location: PIN_J26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_memory_mem_dq[5]	=>  Location: PIN_K26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_memory_mem_dq[6]	=>  Location: PIN_G27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_memory_mem_dq[7]	=>  Location: PIN_F28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// hps_memory_mem_dq[8]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[9]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[10]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[11]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[12]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[13]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[14]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[15]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[16]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[17]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[18]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[19]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[20]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[21]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[22]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[23]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[24]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[25]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[26]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[27]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[28]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[29]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[30]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[31]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[32]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[33]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[34]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[35]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[36]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[37]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[38]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dq[39]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dqs[0]	=>  Location: PIN_R17,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_memory_mem_dqs[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dqs[2]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dqs[3]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dqs[4]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dqs_n[0]	=>  Location: PIN_R16,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_memory_mem_dqs_n[1]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dqs_n[2]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dqs_n[3]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_mem_dqs_n[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_memory_oct_rzqin	=>  Location: PIN_D25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MISO	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \soc|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31 ;
wire \soc|hps_0|fpga_interfaces|tpiu~trace_data ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30 ;
wire \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31 ;
wire \soc|hps_0|fpga_interfaces|boot_from_fpga~fake_dout ;
wire \soc|hps_0|fpga_interfaces|fpga2hps~arready ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~araddr ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28 ;
wire \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29 ;
wire \soc|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10 ;
wire \soc|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11 ;
wire \soc|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12 ;
wire \soc|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13 ;
wire \soc|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~2 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~2 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~6 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~6 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~10 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~10 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~14 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~14 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~18 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~18 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~22 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~22 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~26 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~26 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~2 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~2 ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2 ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5_sumout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~2 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~6 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~14 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~18 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~22 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~26 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2 ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2 ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ;
wire \soc|mm_interconnect_0|cmd_mux|sink1_ready~combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_valid~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q ;
wire \soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout ;
wire \soc|mm_interconnect_0|rsp_demux|src0_valid~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ;
wire \soc|mm_interconnect_0|rsp_demux|src1_valid~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout ;
wire \soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ;
wire \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \soc|mm_interconnect_0|cmd_mux|WideOr1~combout ;
wire \soc|mm_interconnect_0|cmd_mux|packet_in_progress~q ;
wire \soc|mm_interconnect_0|cmd_mux|update_grant~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1_combout ;
wire \soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_payload~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_payload~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_payload~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_payload~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2_combout ;
wire \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ;
wire \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ;
wire \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_payload~4_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_payload~5_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_payload~6_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[70]~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[71]~2_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[71]~3_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[71]~4_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]~q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_payload~7_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[70]~5_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[70]~6_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[71]~7_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[71]~8_combout ;
wire \soc|mm_interconnect_0|cmd_mux|src_data[71]~9_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout ;
wire \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ;
wire \soc|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \hps_memory_mem_dq[8]~input_o ;
wire \hps_memory_mem_dq[9]~input_o ;
wire \hps_memory_mem_dq[10]~input_o ;
wire \hps_memory_mem_dq[11]~input_o ;
wire \hps_memory_mem_dq[12]~input_o ;
wire \hps_memory_mem_dq[13]~input_o ;
wire \hps_memory_mem_dq[14]~input_o ;
wire \hps_memory_mem_dq[15]~input_o ;
wire \hps_memory_mem_dq[16]~input_o ;
wire \hps_memory_mem_dq[17]~input_o ;
wire \hps_memory_mem_dq[18]~input_o ;
wire \hps_memory_mem_dq[19]~input_o ;
wire \hps_memory_mem_dq[20]~input_o ;
wire \hps_memory_mem_dq[21]~input_o ;
wire \hps_memory_mem_dq[22]~input_o ;
wire \hps_memory_mem_dq[23]~input_o ;
wire \hps_memory_mem_dq[24]~input_o ;
wire \hps_memory_mem_dq[25]~input_o ;
wire \hps_memory_mem_dq[26]~input_o ;
wire \hps_memory_mem_dq[27]~input_o ;
wire \hps_memory_mem_dq[28]~input_o ;
wire \hps_memory_mem_dq[29]~input_o ;
wire \hps_memory_mem_dq[30]~input_o ;
wire \hps_memory_mem_dq[31]~input_o ;
wire \hps_memory_mem_dq[32]~input_o ;
wire \hps_memory_mem_dq[33]~input_o ;
wire \hps_memory_mem_dq[34]~input_o ;
wire \hps_memory_mem_dq[35]~input_o ;
wire \hps_memory_mem_dq[36]~input_o ;
wire \hps_memory_mem_dq[37]~input_o ;
wire \hps_memory_mem_dq[38]~input_o ;
wire \hps_memory_mem_dq[39]~input_o ;
wire \hps_memory_mem_dqs[1]~input_o ;
wire \hps_memory_mem_dqs[2]~input_o ;
wire \hps_memory_mem_dqs[3]~input_o ;
wire \hps_memory_mem_dqs[4]~input_o ;
wire \hps_memory_mem_dqs_n[1]~input_o ;
wire \hps_memory_mem_dqs_n[2]~input_o ;
wire \hps_memory_mem_dqs_n[3]~input_o ;
wire \hps_memory_mem_dqs_n[4]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout ;
wire \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout ;
wire \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE_q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ;
wire \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ;
wire \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE_q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \hps_memory_oct_rzqin~input_o ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ;
wire \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|adc_clk_cps ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|adc_clk_cps ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ;
wire \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|adc_clk_cps ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \spi|clk_cnt~0_combout ;
wire \spi|spi_2x_ce_gen_proc:clk_cnt[0]~q ;
wire \spi|spi_2x_ce_gen_proc:clk_cnt[1]~0_combout ;
wire \spi|spi_2x_ce_gen_proc:clk_cnt[1]~q ;
wire \spi|clk_cnt~1_combout ;
wire \spi|spi_2x_ce_gen_proc:clk_cnt[2]~q ;
wire \spi|Equal0~0_combout ;
wire \spi|spi_2x_ce~q ;
wire \spi|core_n_clk~0_combout ;
wire \spi|core_n_clk~q ;
wire \spi|core_n_ce~0_combout ;
wire \spi|core_n_ce~q ;
wire \spi|state_reg[2]~DUPLICATE_q ;
wire \spi|Selector3~0_combout ;
wire \spi|Selector4~0_combout ;
wire \spi|Selector5~0_combout ;
wire \spi|Selector7~0_combout ;
wire \spi|Selector7~1_combout ;
wire \spi|Selector6~0_combout ;
wire \spi|Equal1~0_combout ;
wire \spi|Selector2~1_combout ;
wire \spi|wr_ack_reg~q ;
wire \KEY[2]~input_o ;
wire \spi|wren~0_combout ;
wire \spi|wren~q ;
wire \spi|Selector2~0_combout ;
wire \spi|state_reg[5]~DUPLICATE_q ;
wire \spi|Selector0~0_combout ;
wire \spi|ssel_ena_reg~q ;
wire \spi|Selector8~0_combout ;
wire \spi|WideOr1~0_combout ;
wire \MISO~input_o ;
wire \spi|core_ce~0_combout ;
wire \spi|core_ce~q ;
wire \spi|rx_bit_reg~0_combout ;
wire \spi|rx_bit_reg~q ;
wire \spi|sh_reg[0]~feeder_combout ;
wire \spi|sh_reg[30]~0_combout ;
wire \spi|sh_reg[3]~feeder_combout ;
wire \spi|sh_reg[4]~feeder_combout ;
wire \spi|sh_reg[5]~feeder_combout ;
wire \spi|sh_reg[6]~feeder_combout ;
wire \spi|sh_reg[9]~feeder_combout ;
wire \spi|sh_reg[11]~feeder_combout ;
wire \spi|sh_reg[12]~feeder_combout ;
wire \spi|sh_reg[14]~feeder_combout ;
wire \spi|sh_reg[19]~feeder_combout ;
wire \spi|sh_reg[20]~feeder_combout ;
wire \spi|sh_reg[21]~feeder_combout ;
wire \spi|sh_reg[22]~feeder_combout ;
wire \spi|sh_reg[23]~feeder_combout ;
wire \spi|sh_reg[24]~feeder_combout ;
wire \spi|sh_reg[25]~feeder_combout ;
wire \spi|sh_reg[26]~feeder_combout ;
wire \spi|sh_reg[28]~feeder_combout ;
wire \spi|sh_reg[29]~feeder_combout ;
wire \spi|Selector8~1_combout ;
wire \spi|spi_mosi_o~0_combout ;
wire \spi|Selector1~0_combout ;
wire \spi|sck_ena_reg~q ;
wire \spi|spi_clk_reg~0_combout ;
wire \spi|spi_clk_reg~q ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [23:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [15:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [6:0] \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable ;
wire [15:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid ;
wire [79:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba ;
wire [1:0] \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [21:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset ;
wire [12:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout ;
wire [1:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire ;
wire [1:0] \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [20:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout ;
wire [6:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat ;
wire [0:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg ;
wire [79:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid ;
wire [1:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count ;
wire [1:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used ;
wire [63:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire ;
wire [1:0] \soc|mm_interconnect_0|cmd_mux|saved_grant ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [0:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg ;
wire [5:0] \spi|state_reg ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire ;
wire [1:0] \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [1:0] \soc|hps_0|fpga_interfaces|h2f_lw_AWBURST ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [1:0] \soc|hps_0|fpga_interfaces|h2f_lw_ARBURST ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire ;
wire [20:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [0:0] \soc|hps_0|fpga_interfaces|h2f_lw_WVALID ;
wire [7:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [0:0] \soc|hps_0|fpga_interfaces|h2f_lw_WLAST ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [0:0] \soc|hps_0|fpga_interfaces|h2f_lw_BREADY ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n ;
wire [23:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg ;
wire [20:0] \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR ;
wire [20:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg ;
wire [1:0] \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [0:0] \soc|hps_0|fpga_interfaces|h2f_lw_AWVALID ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire ;
wire [115:0] \soc|mm_interconnect_0|cmd_mux|src_payload ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [0:0] \soc|hps_0|fpga_interfaces|h2f_lw_ARVALID ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [11:0] \soc|hps_0|fpga_interfaces|h2f_lw_ARID ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire ;
wire [20:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [0:0] \soc|hps_0|fpga_interfaces|h2f_rst_n ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks ;
wire [3:0] \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN ;
wire [23:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire ;
wire [111:0] \soc|mm_interconnect_0|cmd_mux|src_data ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [2:0] \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE ;
wire [11:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank ;
wire [2:0] \soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [20:0] \soc|hps_0|fpga_interfaces|h2f_lw_AWADDR ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [179:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [0:0] \soc|hps_0|fpga_interfaces|h2f_lw_RREADY ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [31:0] \spi|sh_reg ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [11:0] \soc|hps_0|fpga_interfaces|h2f_lw_AWID ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [3:0] \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [3:0] \soc|hps_0|fpga_interfaces|h2f_lw_WSTRB ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out ;
wire [6:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg ;
wire [20:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [5:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [24:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [19:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout ;
wire [84:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o ;
wire [20:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n ;
wire [6:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n ;
wire [6:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck ;
wire [6:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke ;
wire [6:0] \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n ;
wire [19:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [89:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n ;
wire [6:0] \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg ;
wire [20:0] \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveled_dqs_clocks ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source ;
wire [0:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n ;
wire [19:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr ;

wire [31:0] \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus ;
wire [29:0] \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus ;
wire [3:0] \soc|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ;
wire [20:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus ;
wire [1:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus ;
wire [11:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus ;
wire [3:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus ;
wire [2:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus ;
wire [20:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus ;
wire [1:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus ;
wire [11:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus ;
wire [3:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus ;
wire [2:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus ;
wire [3:0] \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [79:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ;
wire [63:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ;
wire [11:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ;
wire [19:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ;
wire [179:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ;
wire [89:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ;
wire [19:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ;
wire [24:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [19:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ;
wire [9:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ;
wire [79:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ;
wire [12:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ;
wire [7:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ;
wire [20:0] \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [6:0] \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [3:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [15:0] \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ;
wire [15:0] \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ;

assign \soc|hps_0|fpga_interfaces|tpiu~trace_data  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [0];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [1];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [2];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [3];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [4];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [5];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [6];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [7];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [8];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [9];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [10];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [11];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [12];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [13];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [14];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [15];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [16];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [17];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [18];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [19];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [20];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [21];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [22];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [23];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [24];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [25];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [26];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [27];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [28];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [29];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [30];
assign \soc|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31  = \soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [31];

assign \soc|hps_0|fpga_interfaces|hps2fpga~araddr  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [0];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [1];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [2];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [3];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [4];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [5];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [6];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [7];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [8];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [9];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [10];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [11];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [12];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [13];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [14];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [15];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [16];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [17];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [18];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [19];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [20];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [21];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [22];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [23];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [24];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [25];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [26];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [27];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [28];
assign \soc|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29  = \soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [29];

assign \soc|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10  = \soc|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [0];
assign \soc|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11  = \soc|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [1];
assign \soc|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12  = \soc|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [2];
assign \soc|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13  = \soc|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [3];

assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [1];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [2];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [3];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [4];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [5] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [5];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [6] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [6];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [7] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [7];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [8] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [8];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [9] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [9];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [10] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [10];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [11] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [11];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [12] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [12];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [13] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [13];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [14] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [14];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [15] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [15];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [16] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [16];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [17] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [17];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [18] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [18];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [19] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [19];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [20] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [20];

assign \soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus [1];

assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [1];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [2] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [2];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [3] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [3];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [4] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [4];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [5] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [5];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [6] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [6];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [7] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [7];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [8] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [8];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [9] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [9];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [10] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [10];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARID [11] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [11];

assign \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [1];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [2];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [3];

assign \soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [1];
assign \soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [2];

assign \soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [1];

assign \soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus [1];

assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [1];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [2] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [2];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [3] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [3];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [4] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [4];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [5] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [5];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [6] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [6];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [7] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [7];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [8] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [8];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [9] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [9];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [10] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [10];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWID [11] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [11];

assign \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [1];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [2];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [3];

assign \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [1];
assign \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [2];

assign \soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [0];
assign \soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [1] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [1];
assign \soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [2] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [2];
assign \soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [3] = \soc|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk  = \soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk  = \soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [9];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [10];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [11];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [12];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [13];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [14];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [15];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [16];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [17];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [18];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [19];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [20];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [21];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [22];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [23];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [24];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [25];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [26];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [27];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [28];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [29];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [30];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [31];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [32];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [33];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [34];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [35];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [36];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [37];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [38];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [39];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [40];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [41];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [42];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [43];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [44];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [45];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [46];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [47];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [48];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [49];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [50];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [51];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [52];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [53];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [54];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [55];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [56];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [57];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [58];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [59];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [60];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [61];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [62];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [63];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [64];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [65];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [66];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [67];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [68];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [69];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [70];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [71];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [72];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [73];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [74];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [75];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [76];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [77];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [78];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [79];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [9];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [10];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [11];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [12];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [13];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [14];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [15];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [16];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [17];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [18];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [19];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [20];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [21];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [22];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [23];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [24];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [25];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [26];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [27];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [28];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [29];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [30];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [31];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [32];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [33];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [34];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [35];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [36];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [37];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [38];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [39];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [40];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [41];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [42];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [43];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [44];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [45];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [46];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [47];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [48];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [49];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [50];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [51];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [9];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [10];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [11];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [9];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [10];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [11];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [12];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [13];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [14];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [15];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [16];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [17];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [18];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [19];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [20];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [21];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [22];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [23];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [24];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [25];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [26];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [27];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [28];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [29];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [30];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [31];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [9];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [10];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [11];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [12];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [13];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [14];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [15];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [0];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [0];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [0];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveled_dqs_clocks [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveled_dqs_clocks [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveled_dqs_clocks [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveled_dqs_clocks [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [9];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [10];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [11];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [12];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [13] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [13];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [14] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [14];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [15] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [15];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [16] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [16];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [17] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [17];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [18] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [18];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [19] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [19];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [9];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [9];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [10];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [11];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [12];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [13];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [14];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [15];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [16];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [17];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [18];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [19];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [20];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [21];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [22];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [23];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [24];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [25];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [26];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [27];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [28];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [29];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [30];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [31];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [32];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [33];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [34];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [35];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [36];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [37];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [38];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [39];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [40];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [41];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [42];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [43];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [44];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [45];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [46];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [47];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [48];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [49];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [50];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [51];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [52];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [53];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [54];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [55];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [56];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [57];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [58];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [59];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [60];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [61];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [62];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [63];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [64];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [65];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [66];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [67];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [68];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [69];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [70];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [71];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [72];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [73];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [74];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [75];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [76];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [77];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [78];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [79];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [7];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [9];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [10];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [11];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [12];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [7];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus [0];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [6];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [7];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [8];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [9];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [10];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [11];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [12];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [13];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [14];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [15];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [16];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [17];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [18];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [19];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20] = \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [20];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [4];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [5];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [6];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [3];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [0];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [1];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [2];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [3];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [4];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [5];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [6];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [7];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [8];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [9];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [10];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [11];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [12];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [13];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [14];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15  = \hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [15];

assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [0];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [1];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [2];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [3];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [4];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [5];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [6];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [7];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [8];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [9];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [10];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [11];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [12];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [13];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [14];
assign \hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15  = \hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [15];

// Location: HPSINTERFACECLOCKSRESETS_X32_Y50_N111
cyclonev_hps_interface_clocks_resets \soc|hps_0|fpga_interfaces|clocks_resets (
	.f2h_cold_rst_req_n(vcc),
	.f2h_dbg_rst_req_n(vcc),
	.f2h_pending_rst_ack(vcc),
	.f2h_periph_ref_clk(gnd),
	.f2h_sdram_ref_clk(gnd),
	.f2h_warm_rst_req_n(vcc),
	.ptp_ref_clk(gnd),
	.h2f_cold_rst_n(\soc|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n ),
	.h2f_pending_rst_req_n(),
	.h2f_rst_n(\soc|hps_0|fpga_interfaces|h2f_rst_n [0]),
	.h2f_user0_clk(),
	.h2f_user1_clk(),
	.h2f_user2_clk());
// synopsys translate_off
defparam \soc|hps_0|fpga_interfaces|clocks_resets .h2f_user0_clk_freq = 100;
defparam \soc|hps_0|fpga_interfaces|clocks_resets .h2f_user1_clk_freq = 100;
defparam \soc|hps_0|fpga_interfaces|clocks_resets .h2f_user2_clk_freq = 100;
// synopsys translate_on

// Location: HPSINTERFACEHPS2FPGALIGHTWEIGHT_X32_Y22_N111
cyclonev_hps_interface_hps2fpga_light_weight \soc|hps_0|fpga_interfaces|hps2fpga_light_weight (
	.arready(\soc|mm_interconnect_0|cmd_mux|sink1_ready~combout ),
	.awready(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.bvalid(\soc|mm_interconnect_0|rsp_demux|src0_valid~1_combout ),
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.rlast(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ),
	.rvalid(\soc|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.wready(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.bid({\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q ,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~q ,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~q }),
	.bresp({gnd,gnd}),
	.rdata({\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout ,gnd,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout ,gnd,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout ,gnd,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout ,gnd,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout ,gnd,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout ,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout ,gnd,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout ,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout ,gnd,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout ,gnd,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout ,gnd,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout ,gnd,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout ,gnd,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout ,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout ,gnd,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout }),
	.rid({\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q ,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~q ,
\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~q ,\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~q }),
	.rresp({gnd,gnd}),
	.arvalid(\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.awvalid(\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.bready(\soc|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.rready(\soc|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.wlast(\soc|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.wvalid(\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.araddr(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus ),
	.arburst(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus ),
	.arcache(),
	.arid(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus ),
	.arlen(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus ),
	.arlock(),
	.arprot(),
	.arsize(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus ),
	.awaddr(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus ),
	.awburst(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus ),
	.awcache(),
	.awid(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus ),
	.awlen(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus ),
	.awlock(),
	.awprot(),
	.awsize(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus ),
	.wdata(),
	.wid(),
	.wstrb(\soc|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus ));

// Location: FF_X23_Y21_N26
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N5
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N8
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N2
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N56
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N53
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N20
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[8] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N14
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[16] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N14
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N5
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N8
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N2
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N20
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N17
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 .lut_mask = 64'h000000000000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] $ (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1])))) ) + ( !VCC ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] $ (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1])))) ) + ( !VCC ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7  = SHARE((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 .lut_mask = 64'h0000EFFF000010EF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 .lut_mask = 64'h000000000000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] $ 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] $ 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23  = 
// SHARE((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 .lut_mask = 64'h0000F0FF00000FF0;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout  = SUM(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26  = CARRY(( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23  ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27  = 
// SHARE(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22 ),
	.sharein(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23 ),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26 ),
	.shareout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27 ));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 .lut_mask = 64'h000000FF0000FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X23_Y21_N59
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [1] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~26  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~2  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [1] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~26  ))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~26  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~2  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~10  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~6  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~10  ))

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~10  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~6  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~14  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~10  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~14  ))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9 .lut_mask = 64'h0000000000005555;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~14  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~10  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~18  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~14  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~18  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~14  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~22  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~18  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~22  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~18  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~2  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~22  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2] ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~2  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~22  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q  ) + ( VCC ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~2  ))

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0] ) + ( VCC ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~26  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q  ) + ( VCC ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~26  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N20
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [0]),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout  = SUM(( VCC ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [0]))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [0])))) ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~2  = CARRY(( VCC ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [0]))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [0])))) ) + ( !VCC ))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1 .lut_mask = 64'h0000FD200000FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N14
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [1]),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout  = SUM(( GND ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [1]))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [1])))) ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~2  ))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5 .lut_mask = 64'h0000FD2000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  ) + ( 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout ) ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~2  = CARRY(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  ) + ( 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout ) ) + ( !VCC ))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1 .lut_mask = 64'h00000080000000FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout  = SUM(( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout  ) + ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (((\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0] & \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout )))) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2  = CARRY(( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout  ) + ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (((\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0] & \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout )))) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.cout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .lut_mask = 64'h0000EEE2000000FF;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout  = SUM(( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]))) # 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout  
// ) + ( !VCC ))
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2  = CARRY(( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]))) # 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout  
// ) + ( !VCC ))

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.cout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .lut_mask = 64'h0000FF00000005AF;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5_sumout  = SUM(( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout  ) + ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout ))) ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~2  ))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout ),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5 .lut_mask = 64'h0000FFF7000000FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  = SUM(( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]))) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout  ) + ( 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2  ))

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .lut_mask = 64'h0000FF00000003CF;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout  = SUM(( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]))) # 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout  
// ) + ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2  ))

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .lut_mask = 64'h0000FF00000005AF;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1_sumout  = SUM(( VCC ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [4])) ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~6  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~2  = CARRY(( VCC ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [4])) ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~6  ))

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1 .lut_mask = 64'h0000FC300000FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5_sumout  = SUM(( VCC ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout )))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [3])))) ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~22  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~6  = CARRY(( VCC ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout )))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [3])))) ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~22  ))

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5 .lut_mask = 64'h0000FC740000FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9_sumout  = SUM(( VCC ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6])) ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~14  ))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9 .lut_mask = 64'h0000EE220000FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13_sumout  = SUM(( VCC ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5])) ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~2  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~14  = CARRY(( VCC ) + ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5])) ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~2  ))

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17_sumout  = SUM(( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [1])))) ) + ( VCC ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~26  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~18  = CARRY(( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [1])))) ) + ( VCC ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~26  ))

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17 .lut_mask = 64'h000000000000083B;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21_sumout  = SUM(( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [2])))) ) + ( VCC ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~18  ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~22  = CARRY(( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [2])))) ) + ( VCC ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~18  ))

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21 .lut_mask = 64'h000000000000083B;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25_sumout  = SUM(( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [0])))) ) + ( VCC ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~26  = CARRY(( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [0])))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25 .lut_mask = 64'h000000000000083B;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N8
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N14
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N20
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N2
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N5
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout  = SUM(( VCC ) + ( GND ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout  = SUM(( VCC ) + ( GND ) + ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  = SUM(( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] ) + ( !VCC ))
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2  = CARRY(( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] ) + ( !VCC ))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.cout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .lut_mask = 64'h0000F0F000005555;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  = SUM(( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout  ) + ( VCC ) + ( !VCC ))
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2  = CARRY(( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.cout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 .lut_mask = 64'h0000000000003333;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout  = SUM(( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout  ) + ( VCC ) + ( !VCC ))
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2  = CARRY(( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.cout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 .lut_mask = 64'h0000000000003333;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout ),
	.asdata(\soc|mm_interconnect_0|cmd_mux|src_data[70]~6_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  = SUM(( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( GND ) + ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout  = SUM(( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout  ) + ( VCC ) + ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 .lut_mask = 64'h0000000000000F0F;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout  = SUM(( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout  ) + ( VCC ) + ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N8
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout ),
	.asdata(\soc|mm_interconnect_0|cmd_mux|src_data[71]~9_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout  = ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// (((!\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout  & (\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1])) # (\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout  & 
// ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout )))))) # (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout )) ) ) # ( 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & (((!\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout  & 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) # (\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout  & ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout )))))) # 
// (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout )) ) )

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout ),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datae(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.datag(!\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .extended_lut = "on";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .lut_mask = 64'h0C550C553F553F55;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1_combout  = ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  & (\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0])) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  & 
// (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout )))))) # (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ((((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ))))) ) ) # 
// ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  & 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  & 
// (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout )))))) # (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ((((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ))))) ) )

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.datae(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.datag(!\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1 .extended_lut = "on";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33]))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ))))) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]~q ))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33]),
	.datag(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29 .extended_lut = "on";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29 .lut_mask = 64'h00030F0F22230F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[66]~10 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout  = ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( (!\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] $ ((!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]))))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] $ 
// (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1])))) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout ))) ) ) # ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// ((!\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3] & (\soc|mm_interconnect_0|cmd_mux|saved_grant [0]))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3] & \soc|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout )))) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout ),
	.datag(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[66]~10 .extended_lut = "on";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[66]~10 .lut_mask = 64'h005A000F337B333F;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[66]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N50
dffeas \soc|mm_interconnect_0|cmd_mux|saved_grant[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|saved_grant[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|cmd_mux|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N50
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N10
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [1] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0 .lut_mask = 64'h00FF00FF00000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N1
dffeas \soc|mm_interconnect_0|cmd_mux|saved_grant[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|saved_grant[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|cmd_mux|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[77] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [77] = ( \soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0])) # (\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]) ) ) # ( 
// !\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[77] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[77] .lut_mask = 64'h0505050505FF05FF;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[77] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[78] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [78] = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[78] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[78] .lut_mask = 64'h0505050537373737;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[78] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[79] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [79] = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[79] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[79] .lut_mask = 64'h0505050537373737;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[79] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N56
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N41
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N37
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N20
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N23
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [1] & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1])))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [0] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [1] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]))) ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [0] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [1] ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0 .lut_mask = 64'h0000AAAA0200A8AA;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .lut_mask = 64'hF0F5F0F500000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N38
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N32
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  = ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .lut_mask = 64'hFF00FF0000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .lut_mask = 64'h005400FFF0F0F0F0;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N50
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N46
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q )) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .lut_mask = 64'h3535555535335555;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q )) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 .lut_mask = 64'h05AF05AF04AE04AE;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|sink1_ready (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|sink1_ready~combout  = ( \soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|sink1_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|sink1_ready .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|sink1_ready .lut_mask = 64'h00000000CCCCCCCC;
defparam \soc|mm_interconnect_0|cmd_mux|sink1_ready .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((\soc|mm_interconnect_0|cmd_mux|src_data [77]) # (\soc|mm_interconnect_0|cmd_mux|src_data [79])) # (\soc|mm_interconnect_0|cmd_mux|src_data [78]))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0 .lut_mask = 64'h4CCC4CCC00000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_valid~0 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_valid~0_combout  = ( \soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0] & \soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0]) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_valid~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_valid~0 .lut_mask = 64'h0000000000550055;
defparam \soc|mm_interconnect_0|cmd_mux|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_valid~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout  & 
// \soc|hps_0|fpga_interfaces|h2f_lw_WLAST [0])) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout ),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 .lut_mask = 64'h0000000000A000A0;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N55
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N26
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N14
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ))))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0 .lut_mask = 64'h8880888088808880;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0])) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N47
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [1] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4] & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6] & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2] & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0 .lut_mask = 64'h8000000000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N34
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE_q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1 .lut_mask = 64'h0000000000FF00FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N20
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N14
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N49
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q ))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~q ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2 .lut_mask = 64'h8000000000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N5
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N56
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3 .lut_mask = 64'h00F000F000F000F0;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ))) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout  ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout )) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout  ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4 .lut_mask = 64'hFFFF0003FFFF0057;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N40
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0])) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat .lut_mask = 64'h0000000070F070F0;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N46
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N8
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [0]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [0] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N26
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N55
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q ))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q  & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q ))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0 .lut_mask = 64'hC8C80000C0CC0000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N37
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N26
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [1]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [1] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base [1] ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q ) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q ))) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q ),
	.datad(gnd),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0 .lut_mask = 64'h888800008B8B0303;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N10
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|rsp_demux|src0_valid~0 (
// Equation(s):
// \soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|rsp_demux|src0_valid~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|rsp_demux|src0_valid~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \soc|mm_interconnect_0|rsp_demux|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|rsp_demux|src0_valid~1 (
// Equation(s):
// \soc|mm_interconnect_0|rsp_demux|src0_valid~1_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  & ( 
// \soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout  ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  & ( 
// (\soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datad(!\soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|rsp_demux|src0_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|rsp_demux|src0_valid~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|rsp_demux|src0_valid~1 .lut_mask = 64'h0037000000FF0000;
defparam \soc|mm_interconnect_0|rsp_demux|src0_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5_combout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout )))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5_combout )) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket .lut_mask = 64'h0000F0F30000F1F3;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|rsp_demux|src1_valid~0 (
// Equation(s):
// \soc|mm_interconnect_0|rsp_demux|src1_valid~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout  & ( !\soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ),
	.dataf(!\soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|rsp_demux|src1_valid~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|rsp_demux|src1_valid~0 .lut_mask = 64'h37FF000000000000;
defparam \soc|mm_interconnect_0|rsp_demux|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & \soc|mm_interconnect_0|cmd_mux|src_valid~0_combout ) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][61] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][61] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N20
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N50
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][64] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][64] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][64] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N53
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][65] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][65] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][65] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N38
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N41
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][67] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N26
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][68] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N44
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N2
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N8
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2 .lut_mask = 64'hCC00CC00FF33FF33;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q  ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ),
	.datad(gnd),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3 .lut_mask = 64'hF0F00000FFFF0F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~q ),
	.datad(gnd),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0 .lut_mask = 64'hF0F0000000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N50
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q  & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0 .lut_mask = 64'h0D0D0D0D2F2F2F2F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [0] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout ) # ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [0] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0 .lut_mask = 64'h00880088F0F8F0F8;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [8] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout ) # ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [8] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1 .lut_mask = 64'h02020202FF02FF02;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [16] & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [16] & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [16] & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [16]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|LessThan15~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2 .lut_mask = 64'h1F111F110F000F00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q )) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q 
// )) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout  & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1 .lut_mask = 64'h5050000000110011;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N10
dffeas \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & ( ((!\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & ((!\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0]) # 
// (!\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0])))) # (\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .lut_mask = 64'h00000000A8FFA8FF;
defparam \soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N53
dffeas \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(!\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|WideOr1 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|WideOr1~combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & ( ((\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0] & (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]))) # 
// (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & ( (\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0] & (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0])) ) 
// )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|WideOr1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|WideOr1 .lut_mask = 64'h0003000355575557;
defparam \soc|mm_interconnect_0|cmd_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_payload[0] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_payload [0] = ( \soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\soc|hps_0|fpga_interfaces|h2f_lw_WLAST [0]) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|saved_grant [0] 
// & ( \soc|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_payload [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_payload[0] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_payload[0] .lut_mask = 64'h333333333F3F3F3F;
defparam \soc|mm_interconnect_0|cmd_mux|src_payload[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N14
dffeas \soc|mm_interconnect_0|cmd_mux|packet_in_progress (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|packet_in_progress .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|cmd_mux|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|update_grant~0 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|update_grant~0_combout  = ( \soc|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout  & (\soc|mm_interconnect_0|cmd_mux|WideOr1~combout  & \soc|mm_interconnect_0|cmd_mux|src_payload [0]))) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|packet_in_progress~q  
// & ( (!\soc|mm_interconnect_0|cmd_mux|WideOr1~combout ) # ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout  & \soc|mm_interconnect_0|cmd_mux|src_payload [0]))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout ),
	.datac(!\soc|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|update_grant~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|update_grant~0 .lut_mask = 64'hF0F8F0F800080008;
defparam \soc|mm_interconnect_0|cmd_mux|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N5
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout  = ( !\soc|mm_interconnect_0|cmd_mux|src_data [78] & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & \soc|mm_interconnect_0|cmd_mux|src_data [77]) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout  = ( !\soc|mm_interconnect_0|cmd_mux|src_data [77] & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & !\soc|mm_interconnect_0|cmd_mux|src_data [79]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1 .lut_mask = 64'h8888888800000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [0]) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) # (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count 
// [0]) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0 .lut_mask = 64'hFFAAFFAA55005500;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0_combout  $ (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [1]))) 
// ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0_combout  $ 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) # (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [1]))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~0_combout ),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count [1]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1 .lut_mask = 64'h3366336699CC99CC;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0_combout  = ( \soc|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( !\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\soc|mm_interconnect_0|cmd_mux|src_data [78]) # 
// (\soc|mm_interconnect_0|cmd_mux|src_data [79])) # (\soc|mm_interconnect_0|cmd_mux|src_data [77]) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datad(gnd),
	.datae(!\soc|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0 .lut_mask = 64'h00007F7F00000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0_combout )))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1 .lut_mask = 64'h2A2A2A2A2A2A2A2A;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0] & ( (\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0] & ((!\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]) # 
// ((!\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1])))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .lut_mask = 64'h000000000A0E0A0E;
defparam \soc|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( ((\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0] & (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( (\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0] & (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0])) ) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .lut_mask = 64'h00000000010101FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N37
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q )) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .lut_mask = 64'h3300330003000300;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ) # ((!\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )) ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ((!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1])))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.datac(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .lut_mask = 64'h0055CCFD0000CCFC;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) # ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) # (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .lut_mask = 64'hEEEEEEEEAAAEAAAE;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .lut_mask = 64'h33FF33FF33333333;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[32] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [32] = ( !\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) # (!\soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[32] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[32] .lut_mask = 64'hFFF0FFF000000000;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[33] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [33] = ( !\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [1]) # (!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [1]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[33] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[33] .lut_mask = 64'hFFF0FFF000000000;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[34] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [34] = ( \soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [2] & ( (!\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & !\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [2] & ( 
// !\soc|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[34] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[34] .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[35] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [35] = (!\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ((!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) # (!\soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [3])))

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_WSTRB [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[35] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[35] .lut_mask = 64'hA8A8A8A8A8A8A8A8;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N31
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N38
dffeas \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout  = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) # (\soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]) ) ) ) # ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0])) # 
// (\soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]) ) ) ) # ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]) ) ) ) # ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]),
	.datae(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0 .lut_mask = 64'h1111050511FF05FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout  & ( ((!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & !\soc|mm_interconnect_0|cmd_mux|src_data [79]))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & 
// (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & !\soc|mm_interconnect_0|cmd_mux|src_data [79]))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg [0] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1 .lut_mask = 64'h000055558000D555;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N34
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N43
dffeas \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout  = ( \soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [1] & ( 
// ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1])) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \soc|hps_0|fpga_interfaces|h2f_lw_ARADDR 
// [1] & ( \soc|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) ) # ( \soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [1] & ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1])) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datae(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARADDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2 .lut_mask = 64'h0000303F5555757F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (!\soc|mm_interconnect_0|cmd_mux|src_data [79]))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg [1])))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg [1]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg [1]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3 .lut_mask = 64'h000F000F808F808F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data [34] & ( \soc|mm_interconnect_0|cmd_mux|src_data [35] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout  & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  & ((!\soc|mm_interconnect_0|cmd_mux|src_data [32]))) 
// # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  & (!\soc|mm_interconnect_0|cmd_mux|src_data [33])))) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data [34] & ( \soc|mm_interconnect_0|cmd_mux|src_data 
// [35] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout  & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// ((!\soc|mm_interconnect_0|cmd_mux|src_data [32]))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  & (!\soc|mm_interconnect_0|cmd_mux|src_data [33])))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout  & (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout )))) ) ) ) # ( 
// \soc|mm_interconnect_0|cmd_mux|src_data [34] & ( !\soc|mm_interconnect_0|cmd_mux|src_data [35] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  & ((!\soc|mm_interconnect_0|cmd_mux|src_data [32]))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  
// & (!\soc|mm_interconnect_0|cmd_mux|src_data [33])))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout 
// )))) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data [34] & ( !\soc|mm_interconnect_0|cmd_mux|src_data [35] & ( ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// ((!\soc|mm_interconnect_0|cmd_mux|src_data [32]))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout  & (!\soc|mm_interconnect_0|cmd_mux|src_data [33]))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [33]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [32]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datae(!\soc|mm_interconnect_0|cmd_mux|src_data [34]),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0 .lut_mask = 64'hF3BBC0BBF388C088;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout  = 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 64'h0F000F000F000F00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  = (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1])

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0 .lut_mask = 64'h4444444444444444;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .lut_mask = 64'h00000000F1F1F1F1;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N35
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33] & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32])) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33] & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32])) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0 .lut_mask = 64'h000300050F0F0F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_BREADY [0] & ( ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q )) # (\soc|hps_0|fpga_interfaces|h2f_lw_RREADY [0]) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_BREADY [0] & ( (\soc|hps_0|fpga_interfaces|h2f_lw_RREADY [0] & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q ))) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~q ),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]~q ),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & ( (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1 .lut_mask = 64'h3F7F000000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used 
// [0]) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout  & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout )))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used 
// [0]))) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ) # (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0054A9FD0055AAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33] & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33] & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]))) ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33] & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0 .lut_mask = 64'h0000000400040004;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1_combout  = (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [0] $ (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [1])))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout ),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1 .lut_mask = 64'h0550055005500550;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2_combout  = (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [0])

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2 .lut_mask = 64'h5500550055005500;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N58
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q )))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 .lut_mask = 64'h30310000FFFFCFCE;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q )))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 .lut_mask = 64'h33010000FFFFCCFE;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ) # (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout )))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 .lut_mask = 64'h0A0B0000FFFFF5F4;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 .lut_mask = 64'h30310000FFFFCFCE;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0])))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .lut_mask = 64'h80B380B300330033;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  = ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout ))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 .lut_mask = 64'h0800080000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout  = ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 .lut_mask = 64'h8000000000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  = 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout )))))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .lut_mask = 64'hA0C0A0C0A0C0A0C0;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout )))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .lut_mask = 64'h00EE00EE00E400E4;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ))))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .lut_mask = 64'h0000000000530053;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_valid~0_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ))) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_valid~0_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .lut_mask = 64'h00CC00CC08CC08CC;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout )) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .lut_mask = 64'h00220303FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout  = ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 .lut_mask = 64'h8000800000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout )))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ))) ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .lut_mask = 64'h3333303013331030;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N52
dffeas \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[65] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [65] = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & 
// (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2] & \soc|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]))) # (\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & 
// (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2] & \soc|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) ) # ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & \soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2] & \soc|mm_interconnect_0|cmd_mux|saved_grant [0])) # 
// (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]))) # (\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2] & \soc|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) ) # ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( ((!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & \soc|mm_interconnect_0|cmd_mux|saved_grant [1])) # 
// (\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [65]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[65] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[65] .lut_mask = 64'h22FF222F2222222F;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[65] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout  = ( !\soc|mm_interconnect_0|cmd_mux|src_data [77] & ( (\soc|mm_interconnect_0|cmd_mux|src_data [65] & !\soc|mm_interconnect_0|cmd_mux|src_data [78]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [65]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0 .lut_mask = 64'h0F000F0000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N13
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N11
dffeas \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( 
// (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & (\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]))) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  
// & (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6])))) ) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]) ) ) ) # ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN 
// [2] & ( (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]) ) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]) ) ) )

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.datae(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 .lut_mask = 64'h0055005500550257;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_payload~0 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_payload~0_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & ( (\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & 
// \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]))) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~0 .lut_mask = 64'h0000000000010001;
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[69] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [69] = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout  & !\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( !\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.datad(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [69]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[69] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[69] .lut_mask = 64'hF0F0F0F0F000F000;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[69] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N49
dffeas \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] $ (((!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]) # 
// (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]))) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0 .lut_mask = 64'h0F0F0F0F1E1E1E1E;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] $ (((!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]) # 
// (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]))) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & ( \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 .lut_mask = 64'h55555555555A555A;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[68] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [68] = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5] & ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout )))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5] & ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  & ( ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout  & 
// (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & \soc|mm_interconnect_0|cmd_mux|saved_grant [0]))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5] & ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout ))) ) ) ) # ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5] & ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  & ( (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout  & (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// \soc|mm_interconnect_0|cmd_mux|saved_grant [0])) ) ) )

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0_combout ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datad(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [68]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[68] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[68] .lut_mask = 64'h0050005F3373337F;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[68] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N7
dffeas \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] $ (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] ) )

	.dataa(gnd),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1 .lut_mask = 64'h0F0F0F0F3C3C3C3C;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] $ (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & ( \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[67] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [67] = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout  & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4])))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout  & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]))) ) ) ) # ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout  & ( ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4] & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// \soc|mm_interconnect_0|cmd_mux|saved_grant [0]))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout  
// & ( (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4] & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & \soc|mm_interconnect_0|cmd_mux|saved_grant [0])) ) ) )

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datad(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [67]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[67] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[67] .lut_mask = 64'h0005333700F533F7;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[67] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N14
dffeas \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout  = !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] $ (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])

	.dataa(gnd),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(gnd),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data [69] & ( \soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & 
// (((\soc|mm_interconnect_0|cmd_mux|src_data [67] & \soc|mm_interconnect_0|cmd_mux|src_data [78])))) # (\soc|mm_interconnect_0|cmd_mux|src_data [77] & (((\soc|mm_interconnect_0|cmd_mux|src_data [78])) # (\soc|mm_interconnect_0|cmd_mux|src_data [68]))) ) ) ) 
// # ( !\soc|mm_interconnect_0|cmd_mux|src_data [69] & ( \soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & (((!\soc|mm_interconnect_0|cmd_mux|src_data [78]) # (\soc|mm_interconnect_0|cmd_mux|src_data 
// [67])))) # (\soc|mm_interconnect_0|cmd_mux|src_data [77] & (((\soc|mm_interconnect_0|cmd_mux|src_data [78])) # (\soc|mm_interconnect_0|cmd_mux|src_data [68]))) ) ) ) # ( \soc|mm_interconnect_0|cmd_mux|src_data [69] & ( 
// !\soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & (((\soc|mm_interconnect_0|cmd_mux|src_data [67] & \soc|mm_interconnect_0|cmd_mux|src_data [78])))) # (\soc|mm_interconnect_0|cmd_mux|src_data 
// [77] & (\soc|mm_interconnect_0|cmd_mux|src_data [68] & ((!\soc|mm_interconnect_0|cmd_mux|src_data [78])))) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data [69] & ( !\soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout  & ( 
// (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & (((!\soc|mm_interconnect_0|cmd_mux|src_data [78]) # (\soc|mm_interconnect_0|cmd_mux|src_data [67])))) # (\soc|mm_interconnect_0|cmd_mux|src_data [77] & (\soc|mm_interconnect_0|cmd_mux|src_data [68] & 
// ((!\soc|mm_interconnect_0|cmd_mux|src_data [78])))) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [68]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [67]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(!\soc|mm_interconnect_0|cmd_mux|src_data [69]),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1 .lut_mask = 64'hBB0A110ABB5F115F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data [79] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [4]))) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data [79] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [4]))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [4]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0 .lut_mask = 64'h303F303F505F505F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data [78] & ( \soc|mm_interconnect_0|cmd_mux|src_data [77] & ( \soc|mm_interconnect_0|cmd_mux|src_data [65] ) ) ) # ( 
// !\soc|mm_interconnect_0|cmd_mux|src_data [78] & ( \soc|mm_interconnect_0|cmd_mux|src_data [77] & ( \soc|mm_interconnect_0|cmd_mux|src_data [67] ) ) ) # ( \soc|mm_interconnect_0|cmd_mux|src_data [78] & ( !\soc|mm_interconnect_0|cmd_mux|src_data [77] & ( 
// \soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout  ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data [78] & ( !\soc|mm_interconnect_0|cmd_mux|src_data [77] & ( \soc|mm_interconnect_0|cmd_mux|src_data [68] ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [65]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [68]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [67]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout ),
	.datae(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79])) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [3]))) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [3]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1 .lut_mask = 64'h030303038B8B8B8B;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N20
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2 .lut_mask = 64'h0000000033333333;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout  = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] $ (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN 
// [1])) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) ) ) # ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3] & ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] $ (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]))) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1 .lut_mask = 64'h606060606F6F6F6F;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_payload~1 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_payload~1_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] 
// & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & \soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~1 .lut_mask = 64'h0055005555005500;
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_payload~1_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & \soc|mm_interconnect_0|cmd_mux|src_data [77]) ) ) # ( 
// !\soc|mm_interconnect_0|cmd_mux|src_payload~1_combout  & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (\soc|mm_interconnect_0|cmd_mux|src_data [77] & 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3 .lut_mask = 64'h000400040C0C0C0C;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (((!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]) # (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0])))) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount 
// [4])) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (((\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0])))) # 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4])) ) )

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 .lut_mask = 64'h03550355FC55FC55;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_payload~2 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_payload~2_combout  = ( \soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] $ (((!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]) # (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]))) 
// ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~2 .lut_mask = 64'h0000000005FA05FA;
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data [65] & ( !\soc|mm_interconnect_0|cmd_mux|src_data [77] & ( (((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout )) # (\soc|mm_interconnect_0|cmd_mux|src_data [78])) # (\soc|mm_interconnect_0|cmd_mux|src_payload~2_combout ) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data [65] & ( 
// !\soc|mm_interconnect_0|cmd_mux|src_data [77] & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout )) # 
// (\soc|mm_interconnect_0|cmd_mux|src_payload~2_combout ))) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(!\soc|mm_interconnect_0|cmd_mux|src_data [65]),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4 .lut_mask = 64'h370037FF00000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( 
// (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]) # ((!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1])))) # 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5])))) ) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( 
// \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & (\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]))) # 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5])))) ) ) ) # ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]) ) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]) ) ) 
// )

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.datae(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3 .lut_mask = 64'h0055AAFF0257A8FD;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_payload~3 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_payload~3_combout  = ( \soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] $ (((!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]) # ((!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]) 
// # (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2])))) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~3 .lut_mask = 64'h000000000F1E0F1E;
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout  = ( \soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \soc|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( 
// (!\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout  & (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & !\soc|mm_interconnect_0|cmd_mux|src_data [77])) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// \soc|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout  & !\soc|mm_interconnect_0|cmd_mux|src_data [77]) ) ) ) # ( \soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// !\soc|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & (!\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout  & (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ))) # 
// (\soc|mm_interconnect_0|cmd_mux|src_data [77] & (((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout )))) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\soc|mm_interconnect_0|cmd_mux|src_payload~3_combout  
// & ( (!\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout ) # (\soc|mm_interconnect_0|cmd_mux|src_data [77]) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datae(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5 .lut_mask = 64'hAAFF88F0AA008800;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & \soc|mm_interconnect_0|cmd_mux|src_data [79]) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & \soc|mm_interconnect_0|cmd_mux|src_data [79])) ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & ((\soc|mm_interconnect_0|cmd_mux|src_data [78]) # (\soc|mm_interconnect_0|cmd_mux|src_data [79]))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & ((!\soc|mm_interconnect_0|cmd_mux|src_data [79] & ((\soc|mm_interconnect_0|cmd_mux|src_data [78]))) # (\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3 .lut_mask = 64'h04C40CCC04040C0C;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N16
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout  = (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5])

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4 .lut_mask = 64'h0303030303030303;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data [65] & ( \soc|mm_interconnect_0|cmd_mux|src_data [77] & ( !\soc|mm_interconnect_0|cmd_mux|src_data [78] ) ) ) # ( 
// \soc|mm_interconnect_0|cmd_mux|src_data [65] & ( !\soc|mm_interconnect_0|cmd_mux|src_data [77] & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout )) # (\soc|mm_interconnect_0|cmd_mux|src_payload~1_combout ))) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data [65] & ( !\soc|mm_interconnect_0|cmd_mux|src_data [77] & ( 
// (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout )) # (\soc|mm_interconnect_0|cmd_mux|src_payload~1_combout ))) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datae(!\soc|mm_interconnect_0|cmd_mux|src_data [65]),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6 .lut_mask = 64'h444C444C0000CCCC;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout  = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( (\soc|mm_interconnect_0|cmd_mux|src_data [77] & 
// (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & ((\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout ) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) # ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( 
// (\soc|mm_interconnect_0|cmd_mux|src_data [77] & (\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout  & !\soc|mm_interconnect_0|cmd_mux|src_data [78])) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7 .lut_mask = 64'h0300030013001300;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data [77] & ( (\soc|mm_interconnect_0|cmd_mux|src_data [78] & (((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout )) # (\soc|mm_interconnect_0|cmd_mux|src_payload~2_combout ))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8 .lut_mask = 64'h0000000003130313;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & \soc|mm_interconnect_0|cmd_mux|src_data [78]) ) ) # ( 
// !\soc|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & (\soc|mm_interconnect_0|cmd_mux|src_data [78] & 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9 .lut_mask = 64'h000400040C0C0C0C;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & ((!\soc|mm_interconnect_0|cmd_mux|src_data [79]) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ))) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & ((!\soc|mm_interconnect_0|cmd_mux|src_data [79]) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & ((!\soc|mm_interconnect_0|cmd_mux|src_data [79]) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ))) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & ((!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout )) # (\soc|mm_interconnect_0|cmd_mux|src_data [79] & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ))))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5 .lut_mask = 64'h404CC0CCC0CCC0CC;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N5
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [1] ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [1]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6 .lut_mask = 64'h2222222200FF00FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N7
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79])) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [2]))) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [2])))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [2]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7 .lut_mask = 64'h038B038B8B8B8B8B;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout ))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .lut_mask = 64'h8000000000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N1
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [0] & ( \soc|mm_interconnect_0|cmd_mux|src_data [65] & ( 
// ((!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & !\soc|mm_interconnect_0|cmd_mux|src_data [77]))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [0] & ( \soc|mm_interconnect_0|cmd_mux|src_data [65] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & !\soc|mm_interconnect_0|cmd_mux|src_data [77]))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [0] & ( 
// !\soc|mm_interconnect_0|cmd_mux|src_data [65] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [0]),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [65]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8 .lut_mask = 64'h000055558000D555;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 .lut_mask = 64'h0000000000FF00FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout  = ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 .lut_mask = 64'h0F000F0000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout  = ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout ))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 .lut_mask = 64'h2000000000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ) ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout  & ( 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ) # ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout ))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 .lut_mask = 64'hFF33FF3BFF33FF33;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8_combout ),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 .lut_mask = 64'h4400440000000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N35
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|cmd_mux|src_payload [0]),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout  = ( !\soc|mm_interconnect_0|cmd_mux|src_data [78] & ( \soc|hps_0|fpga_interfaces|h2f_lw_WLAST [0] & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & 
// (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & !\soc|mm_interconnect_0|cmd_mux|src_data [79])) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datad(gnd),
	.datae(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1 .lut_mask = 64'h0000000020200000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout ) # ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q )) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout  & (\soc|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (\soc|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q ))))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2 .lut_mask = 64'h33273327FFAFFFAF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE_q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE_q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000010001;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1 .lut_mask = 64'h37003700FF00FF00;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]) # ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q 
// )) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0 .lut_mask = 64'hF0F3F0F300330033;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & ( (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout )))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1] & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout )))) ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & ( 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0] & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1] & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 .lut_mask = 64'h552277FF2522F7FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N50
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][85] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~29_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][85] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]) # ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ))) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]) # ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0 .lut_mask = 64'hCCDDCCDDCCCDCCCD;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] 
// ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout  ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] 
// & ( ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ) # ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout ) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout  ) ) 
// )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|write~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~1_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h5555FDFF5555FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][86] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][86] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]~q )))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N41
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE_q  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE_q  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0] & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~1_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0 .lut_mask = 64'h00000F07F0F8FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & ( 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout  & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0 .lut_mask = 64'h0000000080FFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~5_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 .lut_mask = 64'h00005155AEAAFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~9_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 .lut_mask = 64'h00005155AEAAFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0] & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~13_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 .lut_mask = 64'h000000F7FF08FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~17_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 .lut_mask = 64'h00005515AAEAFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~21_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 .lut_mask = 64'h00005515AAEAFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout )))) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|comb~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0 .lut_mask = 64'h30FC30FC10FE10FE;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~25_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 .lut_mask = 64'h00005515AAEAFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N44
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q ))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 64'h0033003344774477;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q ))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3 .lut_mask = 64'h0033003344774477;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N26
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][40] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][40] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]~q ))))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4 .lut_mask = 64'h0437043704370437;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N32
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q ))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5 .lut_mask = 64'h0033003344774477;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N35
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q ))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6 .lut_mask = 64'h0033003344774477;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N47
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q ))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7 .lut_mask = 64'h0033003344774477;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N38
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q )))) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q )))) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8 .lut_mask = 64'h407340734C7F4C7F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N35
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N34
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [82]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [82] ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [82] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [82] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [82]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N41
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N16
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0] (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [0] = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0] .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0] .lut_mask = 64'h000000000F0F0F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout  & ( ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_endofpacket~combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|first_packet_beat~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0 .lut_mask = 64'h000000008F0FFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N4
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] ) ) # 
// ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [84] ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [84] ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [84]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11 .lut_mask = 64'h555555550000FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N26
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N40
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [83]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [83] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [83] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [83]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N38
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N40
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout ),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout  = (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1 .lut_mask = 64'h3030303030303030;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1] (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [1] = (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1] .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1] .lut_mask = 64'h0055005500550055;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N26
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N8
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [88]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [61] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [61] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [61]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N32
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][62] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][62] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N38
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [89]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [62])) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]~q )))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [62]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N35
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N41
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [90]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [63] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [63] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [63]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N56
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N14
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [91]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [64]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [64] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [64] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [64]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N59
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [92]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [65]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [65] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [65] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [65]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N32
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N46
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [93]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [66] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [66] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [66]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [94]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [67]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N27
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [67] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [67] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N2
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N44
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [95]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [68]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [68] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [68] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [68]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N35
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][69] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][69] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][69] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N55
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [96]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [69])) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q )))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [69]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N50
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N14
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [97]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [70]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [70] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [70] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N53
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][71] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][71] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][71] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [98]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [71])) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q )))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [71]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N20
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N58
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data [99]),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [72] ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [72] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [72] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [72]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0_combout  = ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [0])

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0 .lut_mask = 64'h08FF08FF08FF08FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  & ( ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout  & ( 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout  & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout )))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~0_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0 .lut_mask = 64'hCF8F00000F0F0000;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N47
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used 
// [0] & ( (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout ) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout  
// & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout )))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout  ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout  
// ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|p1_ready~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~q ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1 .lut_mask = 64'h3333333331003BFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout  & ( 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [8]) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [8] ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [8]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1 .lut_mask = 64'h00FF00FF30FF30FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [16] ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout  & ( 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [16]) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg [16]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2 .lut_mask = 64'h03FF03FF00FF00FF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & !\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout  = ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & ( 
// \soc|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( (\soc|mm_interconnect_0|cmd_mux|WideOr1~combout  & (\soc|mm_interconnect_0|cmd_mux|src_payload [0] & (!\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout ))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & ( 
// !\soc|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( (!\soc|mm_interconnect_0|cmd_mux|WideOr1~combout  & !\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & ( !\soc|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( 
// (!\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & ((!\soc|mm_interconnect_0|cmd_mux|WideOr1~combout ) # ((\soc|mm_interconnect_0|cmd_mux|src_payload [0] & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|in_ready~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .lut_mask = 64'hB0A0A0A010000000;
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N13
dffeas \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q )) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ))) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout  & ( 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|count~0_combout ),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0 .lut_mask = 64'h22FF22FF22552255;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [0]))) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout  & ( 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ((\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [0])))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datac(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .lut_mask = 64'h13FF13FF13331333;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|address_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N40
dffeas \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout  = ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & (!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & 
// (!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]))) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0 .lut_mask = 64'h8000800000000000;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( 
// (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout ) # (\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]))) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout ),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .lut_mask = 64'h00F500F500FF00FF;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[71]~0 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout ) # 
// (\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]))) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout  & \soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0_combout ),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~0 .lut_mask = 64'h0C0C0C0C0C0F0C0F;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ) # (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout )))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 .lut_mask = 64'h00AB0000FFFFFF54;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ) # 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 .lut_mask = 64'h33010000FFFFCCFE;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ) # 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])) ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7 .lut_mask = 64'h00FF00FFF1FF000E;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|av_waitrequest_generated~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0 .lut_mask = 64'hAAAAAAAAAFAFAFAF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2] ) ) # ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 .lut_mask = 64'h55555555FF00FF00;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout  = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ) # 
// (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout )) # 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout )) ) ) # ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  & (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  & (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout  
// & !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ))) ) )

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 .lut_mask = 64'h40004000BFFFBFFF;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout  = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  & ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout  $ 
// (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ) # (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ))) ) ) # ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  & ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout  ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3_combout ),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 .lut_mask = 64'h0F0F0F0FC30FC30F;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout  = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  & ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  $ 
// (\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ) ) ) # ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  & ( 
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 .lut_mask = 64'h33333333C3C3C3C3;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout  = !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout  $ (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout )

	.dataa(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1_combout ),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout  = (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1] & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]) # (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0])))

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used [0]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 .lut_mask = 64'hAAA0AAA0AAA0AAA0;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_RREADY [0] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout  ) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_RREADY [0] & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout  ) ) ) # ( \soc|hps_0|fpga_interfaces|h2f_lw_RREADY [0] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  & ( 
// (!\soc|hps_0|fpga_interfaces|h2f_lw_BREADY [0] & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & 
// \soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))) ) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_RREADY [0] & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout  & ((!\soc|hps_0|fpga_interfaces|h2f_lw_BREADY [0]) # 
// (!\soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) ) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_rsp_width_adapter|out_valid~1_combout ),
	.datad(!\soc|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datae(!\soc|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2 .lut_mask = 64'h0C080008CCCCCCCC;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout  ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7] & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout  & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout  & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add0~29_sumout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7 .lut_mask = 64'h00005155AEAAFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_payload~4 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_payload~4_combout  = ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & (!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & (!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]))) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~4 .lut_mask = 64'h8000800000000000;
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_payload~5 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_payload~5_combout  = ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & ( (\soc|mm_interconnect_0|cmd_mux|src_payload~4_combout  & !\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~5 .lut_mask = 64'h0F000F0000000000;
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_payload~6 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_payload~6_combout  = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (((!\soc|mm_interconnect_0|cmd_mux|src_payload~5_combout ) # 
// (!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1])) # (\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]))) ) ) # ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((!\soc|mm_interconnect_0|cmd_mux|src_payload~5_combout  & \soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1])) # (\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~6 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~6 .lut_mask = 64'h1151115155515551;
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[70]~1 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[70]~1_combout  = ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  & ( \soc|mm_interconnect_0|cmd_mux|saved_grant [0] ) ) # ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout  & 
// !\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1])) # (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[70]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[70]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[70]~1 .lut_mask = 64'h1511151155555555;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[70]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N38
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data[70]~6_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N56
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [0] = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & ( \soc|mm_interconnect_0|cmd_mux|src_data[70]~1_combout  & ( 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & ( \soc|mm_interconnect_0|cmd_mux|src_data[70]~1_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & ( !\soc|mm_interconnect_0|cmd_mux|src_data[70]~1_combout  & ( 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0])) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\soc|mm_interconnect_0|cmd_mux|src_payload~6_combout )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & ( !\soc|mm_interconnect_0|cmd_mux|src_data[70]~1_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data[70]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] .lut_mask = 64'h0F0F4F7F0F0F7F7F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N32
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [0] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [0] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[71]~2 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[71]~2_combout  = (\soc|mm_interconnect_0|cmd_mux|src_payload~4_combout  & ((!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]) # (!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0])))

	.dataa(gnd),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[71]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~2 .lut_mask = 64'h00FC00FC00FC00FC;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[71]~3 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[71]~3_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ((!\soc|mm_interconnect_0|cmd_mux|src_data[71]~2_combout ) # 
// (\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]))) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ) # 
// (\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~2_combout ),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[71]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~3 .lut_mask = 64'h1515151555115511;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[71]~4 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[71]~4_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout  & ( \soc|mm_interconnect_0|cmd_mux|saved_grant [0] ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout  & ( 
// (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & (((\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout  & !\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1])) # (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[71]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~4 .lut_mask = 64'h1511151155555555;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N35
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|cmd_mux|src_data[71]~9_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [1] = ( \soc|mm_interconnect_0|cmd_mux|src_data[71]~3_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data[71]~3_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  & 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\soc|mm_interconnect_0|cmd_mux|src_data[71]~4_combout )))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]) ) ) ) # ( \soc|mm_interconnect_0|cmd_mux|src_data[71]~3_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( 
// ((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data[71]~3_combout  & ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & ( ((\soc|mm_interconnect_0|cmd_mux|src_data[71]~4_combout  & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~4_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.datae(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~3_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] .lut_mask = 64'h01FF03FF0DFF0FFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N35
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44] .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [1] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]~q ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [1] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]~q ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]~q ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[88] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [88] = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARID [0] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [0])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARID [0] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [0]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[88] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[88] .lut_mask = 64'h0303030357575757;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[89] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [89] = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [1])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [1]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[89] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[89] .lut_mask = 64'h0303030357575757;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[90] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [90] = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARID [2] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [2])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARID [2] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [2]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [2]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[90] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[90] .lut_mask = 64'h0033003355775577;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[91] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [91] = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWID [3] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & \soc|hps_0|fpga_interfaces|h2f_lw_ARID [3])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_AWID [3] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & \soc|hps_0|fpga_interfaces|h2f_lw_ARID [3]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[91] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[91] .lut_mask = 64'h0505050537373737;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[92] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [92] = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWID [4] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & \soc|hps_0|fpga_interfaces|h2f_lw_ARID [4])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_AWID [4] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & \soc|hps_0|fpga_interfaces|h2f_lw_ARID [4]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[92] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[92] .lut_mask = 64'h0505050537373737;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N45
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[93] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [93] = (!\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\soc|hps_0|fpga_interfaces|h2f_lw_AWID [5])))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [5])) # (\soc|hps_0|fpga_interfaces|h2f_lw_ARID [5])))

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [5]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[93] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[93] .lut_mask = 64'h0537053705370537;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[94] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [94] = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARID [6] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [6])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARID [6] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [6]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[94] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[94] .lut_mask = 64'h0303030357575757;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[95] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [95] = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARID [7] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [7])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARID [7] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [7]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[95] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[95] .lut_mask = 64'h0303030357575757;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[96] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [96] = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARID [8] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [8])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARID [8] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [8]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[96] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[96] .lut_mask = 64'h0303030357575757;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[97] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [97] = ( \soc|hps_0|fpga_interfaces|h2f_lw_ARID [9] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [9])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\soc|hps_0|fpga_interfaces|h2f_lw_ARID [9] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [9]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [9]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[97] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[97] .lut_mask = 64'h0033003355775577;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[98] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [98] = ( \soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & \soc|hps_0|fpga_interfaces|h2f_lw_ARID [10])) # (\soc|hps_0|fpga_interfaces|h2f_lw_AWID [10]) ) ) # ( 
// !\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & \soc|hps_0|fpga_interfaces|h2f_lw_ARID [10]) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [10]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [10]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[98] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[98] .lut_mask = 64'h0303030303FF03FF;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[99] (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data [99] = (!\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & (\soc|hps_0|fpga_interfaces|h2f_lw_AWID [11]))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((\soc|mm_interconnect_0|cmd_mux|saved_grant [0] & \soc|hps_0|fpga_interfaces|h2f_lw_AWID [11])) # (\soc|hps_0|fpga_interfaces|h2f_lw_ARID [11])))

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWID [11]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARID [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[99] .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[99] .lut_mask = 64'h0357035703570357;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N17
dffeas \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & \soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]))) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( 
// (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ((\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) ) # ( \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] 
// & ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2])))) ) 
// ) ) # ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & (\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & \soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1])) ) 
// ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datae(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2 .lut_mask = 64'h0011001501110F1F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout  = (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3 .lut_mask = 64'h2222222222222222;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout  = (\soc|mm_interconnect_0|cmd_mux|src_data [77] & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4 .lut_mask = 64'h1111111111111111;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N59
dffeas \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout  = ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout  = ( \soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1 .lut_mask = 64'h00000000F000F000;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1] = ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1] & !\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .lut_mask = 64'h0F000F0000000000;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N48
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [79]) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout  & ( (\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N51
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout  & ( ((\soc|mm_interconnect_0|cmd_mux|src_data [78] & 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout )) # (\soc|mm_interconnect_0|cmd_mux|src_data [79]) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout  & ( 
// (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & (\soc|mm_interconnect_0|cmd_mux|src_data [78] & (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout ))) # (\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout )))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11 .lut_mask = 64'h2075207575757575;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [79]) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout )))) # (\soc|mm_interconnect_0|cmd_mux|src_data [79] & 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12 .lut_mask = 64'h1BBB1BBBBBBBBBBB;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data [67] & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & (((!\soc|mm_interconnect_0|cmd_mux|src_data [78])) # 
// (\soc|mm_interconnect_0|cmd_mux|src_data [65]))) # (\soc|mm_interconnect_0|cmd_mux|src_data [77] & (((\soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout  & !\soc|mm_interconnect_0|cmd_mux|src_data [78])))) ) ) # ( 
// !\soc|mm_interconnect_0|cmd_mux|src_data [67] & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [77] & (\soc|mm_interconnect_0|cmd_mux|src_data [65] & ((\soc|mm_interconnect_0|cmd_mux|src_data [78])))) # (\soc|mm_interconnect_0|cmd_mux|src_data [77] & 
// (((\soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout  & !\soc|mm_interconnect_0|cmd_mux|src_data [78])))) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data [65]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data[66]~10_combout ),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13 .lut_mask = 64'h03500350F350F350;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N3
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data [68] & ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( 
// (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (\soc|mm_interconnect_0|cmd_mux|src_data [77] & ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout )))) # (\soc|mm_interconnect_0|cmd_mux|src_data [78] 
// & (((!\soc|mm_interconnect_0|cmd_mux|src_data [77])))) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data [68] & ( \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & 
// (\soc|mm_interconnect_0|cmd_mux|src_data [77] & ((\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout )))) ) ) ) # ( \soc|mm_interconnect_0|cmd_mux|src_data [68] & ( 
// !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & (\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout  & \soc|mm_interconnect_0|cmd_mux|src_data [77])) # 
// (\soc|mm_interconnect_0|cmd_mux|src_data [78] & ((!\soc|mm_interconnect_0|cmd_mux|src_data [77]))) ) ) ) # ( !\soc|mm_interconnect_0|cmd_mux|src_data [68] & ( !\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( 
// (\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout  & (!\soc|mm_interconnect_0|cmd_mux|src_data [78] & \soc|mm_interconnect_0|cmd_mux|src_data [77])) ) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\soc|mm_interconnect_0|cmd_mux|src_data [68]),
	.dataf(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14 .lut_mask = 64'h04043434040C343C;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout  & ( \soc|mm_interconnect_0|cmd_mux|src_data [79] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5]) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout  & ( \soc|mm_interconnect_0|cmd_mux|src_data [79] & ( (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5]) ) ) ) # ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout  & ( !\soc|mm_interconnect_0|cmd_mux|src_data [79] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5])))) ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout  & ( !\soc|mm_interconnect_0|cmd_mux|src_data [79] & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout )) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14_combout ))) # (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & 
// (((\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5])))) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~14_combout ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [5]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6_combout ),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9 .lut_mask = 64'h4C7F4C7F0033CCFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout  & ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & ((\soc|mm_interconnect_0|cmd_mux|src_data [79]))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6])) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout  & ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout  & ( 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6] & \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ) ) ) ) # ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (((\soc|mm_interconnect_0|cmd_mux|src_data [78]) # (\soc|mm_interconnect_0|cmd_mux|src_data [79])))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6])) ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout  & ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (((!\soc|mm_interconnect_0|cmd_mux|src_data [79] & \soc|mm_interconnect_0|cmd_mux|src_data [78])))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q  & (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6])) ) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg [6]),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|use_reg~q ),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data [79]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~13_combout ),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10 .lut_mask = 64'h11D11DDD11111D1D;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout  = ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & !\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]) ) )

	.dataa(gnd),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_payload~7 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_payload~7_combout  = ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ))) # 
// (\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & (\soc|mm_interconnect_0|cmd_mux|src_payload~5_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~7 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~7 .lut_mask = 64'hF505F50500000000;
defparam \soc|mm_interconnect_0|cmd_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[70]~5 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[70]~5_combout  = ( !\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( (!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  & 
// ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ) # (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]))) ) )

	.dataa(gnd),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[70]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[70]~5 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[70]~5 .lut_mask = 64'hF030F03000000000;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[70]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[70]~6 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[70]~6_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_payload~7_combout  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data[70]~5_combout  & \soc|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\soc|mm_interconnect_0|cmd_mux|src_payload~7_combout  & ( ((!\soc|mm_interconnect_0|cmd_mux|src_data[70]~5_combout  & \soc|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\soc|mm_interconnect_0|cmd_mux|src_data[70]~5_combout ),
	.datad(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[70]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[70]~6 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[70]~6 .lut_mask = 64'h33F333F300F000F0;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[70]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N54
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (!\soc|mm_interconnect_0|cmd_mux|src_data[70]~6_combout  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout ) ) ) # ( !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data[70]~6_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 .lut_mask = 64'h00AA00AA0C0C0C0C;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) # 
// ((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 .lut_mask = 64'hCECECECECFCFCFCF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout  = ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & !\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]) ) )

	.dataa(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datab(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 .lut_mask = 64'h4444444400000000;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[71]~7 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[71]~7_combout  = ( !\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ))) # 
// (\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & (\soc|mm_interconnect_0|cmd_mux|src_data[71]~2_combout )) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~2_combout ),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datad(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.datae(gnd),
	.dataf(!\soc|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[71]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~7 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~7 .lut_mask = 64'hF505F50500000000;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N30
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[71]~8 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[71]~8_combout  = ( !\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout  & ( (!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ((!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ) # 
// (\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]))) ) )

	.dataa(gnd),
	.datab(!\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datad(!\soc|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[71]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~8 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~8 .lut_mask = 64'hCF00CF0000000000;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N33
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|src_data[71]~9 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|src_data[71]~9_combout  = ( \soc|mm_interconnect_0|cmd_mux|src_data[71]~8_combout  & ( (\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & !\soc|mm_interconnect_0|cmd_mux|src_data[71]~7_combout ) ) ) # ( 
// !\soc|mm_interconnect_0|cmd_mux|src_data[71]~8_combout  & ( ((\soc|mm_interconnect_0|cmd_mux|saved_grant [1] & !\soc|mm_interconnect_0|cmd_mux|src_data[71]~7_combout )) # (\soc|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(!\soc|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~7_combout ),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|src_data[71]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~9 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~9 .lut_mask = 64'h5F555F550F000F00;
defparam \soc|mm_interconnect_0|cmd_mux|src_data[71]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N24
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout  & ( 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1])))) # 
// (\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\soc|mm_interconnect_0|cmd_mux|src_data[71]~9_combout )) ) ) # ( 
// !\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1])) ) )

	.dataa(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\soc|mm_interconnect_0|cmd_mux|src_data[71]~9_combout ),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datad(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 .lut_mask = 64'h00A000A044E444E4;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N38
dffeas \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout  = ( !\soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\soc|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N12
cyclonev_lcell_comb \soc|mm_interconnect_0|cmd_mux|packet_in_progress~0 (
// Equation(s):
// \soc|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout  = ( !\soc|mm_interconnect_0|cmd_mux|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|cmd_mux|packet_in_progress~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|cmd_mux|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \soc|mm_interconnect_0|cmd_mux|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 (
// Equation(s):
// \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout  = !\soc|hps_0|fpga_interfaces|h2f_lw_WLAST [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 .extended_lut = "off";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N52
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cyclonev_clkena \soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 (
	.inclk(\soc|hps_0|fpga_interfaces|h2f_rst_n [0]),
	.ena(vcc),
	.outclk(\soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .clock_type = "global clock";
defparam \soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .disable_mode = "low";
defparam \soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_power_up = "high";
defparam \soc|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N39
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N18
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N21
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N36
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N42
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N0
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout  = ( 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N15
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder_combout  = ( \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N6
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout  = 
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N12
cyclonev_lcell_comb \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N9
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N57
cyclonev_lcell_comb \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder (
// Equation(s):
// \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder .extended_lut = "off";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N15
cyclonev_lcell_comb \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N36
cyclonev_lcell_comb \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N55
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N40
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N10
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N31
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N16
dffeas \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(\soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N34
dffeas \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\soc|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.clrn(\soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE .is_wysiwyg = "true";
defparam \soc|mm_interconnect_0|delay_ctrl_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N79
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dm[0]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y53_N22
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_ck_n),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y53_N5
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_ck),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N22
cyclonev_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N39
cyclonev_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N5
cyclonev_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N22
cyclonev_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N79
cyclonev_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N96
cyclonev_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N5
cyclonev_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N56
cyclonev_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N79
cyclonev_io_obuf \hps_memory_mem_a[0]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[0]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[0]~output .bus_hold = "false";
defparam \hps_memory_mem_a[0]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N96
cyclonev_io_obuf \hps_memory_mem_a[1]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[1]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[1]~output .bus_hold = "false";
defparam \hps_memory_mem_a[1]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N39
cyclonev_io_obuf \hps_memory_mem_a[2]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[2]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[2]~output .bus_hold = "false";
defparam \hps_memory_mem_a[2]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N56
cyclonev_io_obuf \hps_memory_mem_a[3]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[3]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[3]~output .bus_hold = "false";
defparam \hps_memory_mem_a[3]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N5
cyclonev_io_obuf \hps_memory_mem_a[4]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[4]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[4]~output .bus_hold = "false";
defparam \hps_memory_mem_a[4]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N22
cyclonev_io_obuf \hps_memory_mem_a[5]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[5]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[5]~output .bus_hold = "false";
defparam \hps_memory_mem_a[5]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y53_N39
cyclonev_io_obuf \hps_memory_mem_a[6]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[6]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[6]~output .bus_hold = "false";
defparam \hps_memory_mem_a[6]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y53_N56
cyclonev_io_obuf \hps_memory_mem_a[7]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[7]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[7]~output .bus_hold = "false";
defparam \hps_memory_mem_a[7]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y58_N5
cyclonev_io_obuf \hps_memory_mem_a[8]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[8]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[8]~output .bus_hold = "false";
defparam \hps_memory_mem_a[8]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y58_N22
cyclonev_io_obuf \hps_memory_mem_a[9]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[9]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[9]~output .bus_hold = "false";
defparam \hps_memory_mem_a[9]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y58_N39
cyclonev_io_obuf \hps_memory_mem_a[10]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[10]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[10]~output .bus_hold = "false";
defparam \hps_memory_mem_a[10]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y58_N56
cyclonev_io_obuf \hps_memory_mem_a[11]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[11]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[11]~output .bus_hold = "false";
defparam \hps_memory_mem_a[11]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y59_N39
cyclonev_io_obuf \hps_memory_mem_a[12]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[12]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[12]~output .bus_hold = "false";
defparam \hps_memory_mem_a[12]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \hps_memory_mem_a[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[13]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[13]~output .bus_hold = "false";
defparam \hps_memory_mem_a[13]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \hps_memory_mem_a[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_a[14]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_a[14]~output .bus_hold = "false";
defparam \hps_memory_mem_a[14]~output .open_drain_output = "false";
defparam \hps_memory_mem_a[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y54_N39
cyclonev_io_obuf \hps_memory_mem_ba[0]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_ba[0]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_ba[0]~output .bus_hold = "false";
defparam \hps_memory_mem_ba[0]~output .open_drain_output = "false";
defparam \hps_memory_mem_ba[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y54_N5
cyclonev_io_obuf \hps_memory_mem_ba[1]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_ba[1]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_ba[1]~output .bus_hold = "false";
defparam \hps_memory_mem_ba[1]~output .open_drain_output = "false";
defparam \hps_memory_mem_ba[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y54_N22
cyclonev_io_obuf \hps_memory_mem_ba[2]~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_ba[2]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_ba[2]~output .bus_hold = "false";
defparam \hps_memory_mem_ba[2]~output .open_drain_output = "false";
defparam \hps_memory_mem_ba[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N56
cyclonev_io_obuf \hps_memory_mem_cke~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_cke),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_cke~output .bus_hold = "false";
defparam \hps_memory_mem_cke~output .open_drain_output = "false";
defparam \hps_memory_mem_cke~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y59_N5
cyclonev_io_obuf \hps_memory_mem_cs_n~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_cs_n),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_cs_n~output .bus_hold = "false";
defparam \hps_memory_mem_cs_n~output .open_drain_output = "false";
defparam \hps_memory_mem_cs_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y57_N96
cyclonev_io_obuf \hps_memory_mem_ras_n~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_ras_n),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_ras_n~output .bus_hold = "false";
defparam \hps_memory_mem_ras_n~output .open_drain_output = "false";
defparam \hps_memory_mem_ras_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y57_N79
cyclonev_io_obuf \hps_memory_mem_cas_n~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_cas_n),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_cas_n~output .bus_hold = "false";
defparam \hps_memory_mem_cas_n~output .open_drain_output = "false";
defparam \hps_memory_mem_cas_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y60_N39
cyclonev_io_obuf \hps_memory_mem_we_n~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_we_n),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_we_n~output .bus_hold = "false";
defparam \hps_memory_mem_we_n~output .open_drain_output = "false";
defparam \hps_memory_mem_we_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y31_N39
cyclonev_io_obuf \hps_memory_mem_reset_n~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_reset_n),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_reset_n~output .bus_hold = "false";
defparam \hps_memory_mem_reset_n~output .open_drain_output = "false";
defparam \hps_memory_mem_reset_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N39
cyclonev_io_obuf \hps_memory_mem_odt~output (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_odt),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_odt~output .bus_hold = "false";
defparam \hps_memory_mem_odt~output .open_drain_output = "false";
defparam \hps_memory_mem_odt~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dm[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dm[1]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dm[1]~output .bus_hold = "false";
defparam \hps_memory_mem_dm[1]~output .open_drain_output = "false";
defparam \hps_memory_mem_dm[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N19
cyclonev_io_obuf \hps_memory_mem_dm[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dm[2]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dm[2]~output .bus_hold = "false";
defparam \hps_memory_mem_dm[2]~output .open_drain_output = "false";
defparam \hps_memory_mem_dm[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \hps_memory_mem_dm[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dm[3]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dm[3]~output .bus_hold = "false";
defparam \hps_memory_mem_dm[3]~output .open_drain_output = "false";
defparam \hps_memory_mem_dm[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \hps_memory_mem_dm[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dm[4]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dm[4]~output .bus_hold = "false";
defparam \hps_memory_mem_dm[4]~output .open_drain_output = "false";
defparam \hps_memory_mem_dm[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \SS_n~output (
	.i(!\spi|ssel_ena_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SS_n),
	.obar());
// synopsys translate_off
defparam \SS_n~output .bus_hold = "false";
defparam \SS_n~output .open_drain_output = "false";
defparam \SS_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \MOSI~output (
	.i(\spi|spi_mosi_o~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MOSI),
	.obar());
// synopsys translate_off
defparam \MOSI~output .bus_hold = "false";
defparam \MOSI~output .open_drain_output = "false";
defparam \MOSI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \SCLK~output (
	.i(\spi|spi_clk_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCLK),
	.obar());
// synopsys translate_off
defparam \SCLK~output .bus_hold = "false";
defparam \SCLK~output .open_drain_output = "false";
defparam \SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y46_N22
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dq[0]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y46_N5
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dq[1]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y46_N39
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dq[2]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N56
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dq[3]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y44_N22
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dq[4]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y44_N5
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dq[5]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y44_N39
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dq[6]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N96
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dq[7]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \hps_memory_mem_dq[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[8]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[8]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[8]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N42
cyclonev_io_obuf \hps_memory_mem_dq[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[9]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[9]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[9]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \hps_memory_mem_dq[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[10]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[10]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[10]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N76
cyclonev_io_obuf \hps_memory_mem_dq[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[11]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[11]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[11]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \hps_memory_mem_dq[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[12]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[12]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[12]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \hps_memory_mem_dq[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[13]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[13]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[13]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \hps_memory_mem_dq[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[14]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[14]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[14]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N42
cyclonev_io_obuf \hps_memory_mem_dq[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[15]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[15]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[15]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dq[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[16]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[16]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[16]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N53
cyclonev_io_obuf \hps_memory_mem_dq[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[17]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[17]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[17]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dq[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[18]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[18]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[18]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \hps_memory_mem_dq[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[19]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[19]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[19]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \hps_memory_mem_dq[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[20]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[20]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[20]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \hps_memory_mem_dq[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[21]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[21]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[21]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N93
cyclonev_io_obuf \hps_memory_mem_dq[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[22]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[22]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[22]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \hps_memory_mem_dq[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[23]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[23]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[23]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N2
cyclonev_io_obuf \hps_memory_mem_dq[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[24]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[24]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[24]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dq[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[25]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[25]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[25]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \hps_memory_mem_dq[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[26]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[26]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[26]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \hps_memory_mem_dq[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[27]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[27]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[27]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dq[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[28]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[28]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[28]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dq[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[29]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[29]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[29]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N42
cyclonev_io_obuf \hps_memory_mem_dq[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[30]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[30]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[30]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N59
cyclonev_io_obuf \hps_memory_mem_dq[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[31]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[31]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[31]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N53
cyclonev_io_obuf \hps_memory_mem_dq[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[32]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[32]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[32]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y61_N59
cyclonev_io_obuf \hps_memory_mem_dq[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[33]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[33]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[33]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N19
cyclonev_io_obuf \hps_memory_mem_dq[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[34]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[34]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[34]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dq[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[35]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[35]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[35]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dq[36]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[36]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[36]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[36]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \hps_memory_mem_dq[37]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[37]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[37]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[37]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \hps_memory_mem_dq[38]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[38]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[38]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[38]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \hps_memory_mem_dq[39]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dq[39]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dq[39]~output .bus_hold = "false";
defparam \hps_memory_mem_dq[39]~output .open_drain_output = "true";
defparam \hps_memory_mem_dq[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N5
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dqs[0]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N56
cyclonev_io_obuf \hps_memory_mem_dqs[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dqs[1]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dqs[1]~output .bus_hold = "false";
defparam \hps_memory_mem_dqs[1]~output .open_drain_output = "true";
defparam \hps_memory_mem_dqs[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclonev_io_obuf \hps_memory_mem_dqs[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dqs[2]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dqs[2]~output .bus_hold = "false";
defparam \hps_memory_mem_dqs[2]~output .open_drain_output = "true";
defparam \hps_memory_mem_dqs[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N19
cyclonev_io_obuf \hps_memory_mem_dqs[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dqs[3]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dqs[3]~output .bus_hold = "false";
defparam \hps_memory_mem_dqs[3]~output .open_drain_output = "true";
defparam \hps_memory_mem_dqs[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N76
cyclonev_io_obuf \hps_memory_mem_dqs[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dqs[4]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dqs[4]~output .bus_hold = "false";
defparam \hps_memory_mem_dqs[4]~output .open_drain_output = "true";
defparam \hps_memory_mem_dqs[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N22
cyclonev_io_obuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,
\hps_memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(hps_memory_mem_dqs_n[0]),
	.obar());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dqs_n[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dqs_n[1]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dqs_n[1]~output .bus_hold = "false";
defparam \hps_memory_mem_dqs_n[1]~output .open_drain_output = "true";
defparam \hps_memory_mem_dqs_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \hps_memory_mem_dqs_n[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dqs_n[2]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dqs_n[2]~output .bus_hold = "false";
defparam \hps_memory_mem_dqs_n[2]~output .open_drain_output = "true";
defparam \hps_memory_mem_dqs_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dqs_n[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dqs_n[3]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dqs_n[3]~output .bus_hold = "false";
defparam \hps_memory_mem_dqs_n[3]~output .open_drain_output = "true";
defparam \hps_memory_mem_dqs_n[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \hps_memory_mem_dqs_n[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_memory_mem_dqs_n[4]),
	.obar());
// synopsys translate_off
defparam \hps_memory_mem_dqs_n[4]~output .bus_hold = "false";
defparam \hps_memory_mem_dqs_n[4]~output .open_drain_output = "true";
defparam \hps_memory_mem_dqs_n[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: HPSSDRAMPLL_X64_Y18_N111
cyclonev_hps_sdram_pll \soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll (
	.ref_clk(gnd),
	.clk_out(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ));

// Location: DLL_X68_Y61_N3
cyclonev_dll \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.aload(vcc),
	.upndnin(gnd),
	.upndninclkena(gnd),
	.dqsupdate(),
	.upndnout(),
	.delayctrlout(\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .delayctrlout_mode = "normal";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .input_frequency = "3333 ps";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .jitter_reduction = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_intrinsic_delay = 175;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lock = 16;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lockcount = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .static_delay_ctrl = 8;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .upndnout_mode = "clock";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndnin = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndninclkena = "false";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y49_N4
cyclonev_leveling_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs (
	.clkin(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y49_N6
cyclonev_leveling_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr (
	.clkin(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .physical_clock_source = "hr";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: HMC_X68_Y60_N111
cyclonev_hmc \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst (
	.afirdatavalid(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.csrclk(gnd),
	.csrdin(gnd),
	.csren(gnd),
	.ctlcalfail(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.ctlcalsuccess(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.ctlclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.ctlresetn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.globalresetn(gnd),
	.iavstcmdresetn0(vcc),
	.iavstcmdresetn1(vcc),
	.iavstcmdresetn2(vcc),
	.iavstcmdresetn3(vcc),
	.iavstcmdresetn4(vcc),
	.iavstcmdresetn5(vcc),
	.iavstrdclk0(gnd),
	.iavstrdclk1(gnd),
	.iavstrdclk2(gnd),
	.iavstrdclk3(gnd),
	.iavstrdready0(vcc),
	.iavstrdready1(vcc),
	.iavstrdready2(vcc),
	.iavstrdready3(vcc),
	.iavstrdresetn0(vcc),
	.iavstrdresetn1(vcc),
	.iavstrdresetn2(vcc),
	.iavstrdresetn3(vcc),
	.iavstwrackready0(vcc),
	.iavstwrackready1(vcc),
	.iavstwrackready2(vcc),
	.iavstwrackready3(vcc),
	.iavstwrackready4(vcc),
	.iavstwrackready5(vcc),
	.iavstwrclk0(gnd),
	.iavstwrclk1(gnd),
	.iavstwrclk2(gnd),
	.iavstwrclk3(gnd),
	.iavstwrresetn0(vcc),
	.iavstwrresetn1(vcc),
	.iavstwrresetn2(vcc),
	.iavstwrresetn3(vcc),
	.localdeeppowerdnreq(gnd),
	.localrefreshreq(gnd),
	.localselfrfshreq(gnd),
	.mmrbe(gnd),
	.mmrburstbegin(vcc),
	.mmrclk(gnd),
	.mmrreadreq(gnd),
	.mmrresetn(vcc),
	.mmrwritereq(gnd),
	.portclk0(gnd),
	.portclk1(gnd),
	.portclk2(gnd),
	.portclk3(gnd),
	.portclk4(gnd),
	.portclk5(gnd),
	.scanenable(gnd),
	.scbe(gnd),
	.scburstbegin(gnd),
	.scclk(gnd),
	.screadreq(gnd),
	.scresetn(vcc),
	.scwritereq(gnd),
	.afirdata({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0]}),
	.afiseqbusy({gnd,gnd}),
	.afiwlat({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0]}),
	.bondingin1({gnd,gnd,gnd,gnd}),
	.bondingin2({gnd,gnd,gnd,gnd,gnd,gnd}),
	.bondingin3({gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata4({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata5({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.localdeeppowerdnchip({gnd,gnd}),
	.localrefreshchip({gnd,gnd}),
	.localselfrfshchip({gnd,gnd}),
	.mmraddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.mmrburstcount({gnd,vcc}),
	.mmrwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scburstcount({gnd,gnd}),
	.scwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.aficasn(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afirasn(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.csrdout(),
	.ctlcalreq(),
	.ctlinitreq(),
	.localdeeppowerdnack(),
	.localinitdone(),
	.localpowerdownack(),
	.localrefreshack(),
	.localselfrfshack(),
	.localstsctlempty(),
	.mmrrdatavalid(),
	.mmrwaitrequest(),
	.oammready0(),
	.oammready1(),
	.oammready2(),
	.oammready3(),
	.oammready4(),
	.oammready5(),
	.ordavstvalid0(),
	.ordavstvalid1(),
	.ordavstvalid2(),
	.ordavstvalid3(),
	.owrackavstdata0(),
	.owrackavstdata1(),
	.owrackavstdata2(),
	.owrackavstdata3(),
	.owrackavstdata4(),
	.owrackavstdata5(),
	.owrackavstvalid0(),
	.owrackavstvalid1(),
	.owrackavstvalid2(),
	.owrackavstvalid3(),
	.owrackavstvalid4(),
	.owrackavstvalid5(),
	.scrdatavalid(),
	.scwaitrequest(),
	.afiaddr(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ),
	.afiba(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ),
	.aficke(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ),
	.aficsn(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ),
	.afictllongidle(),
	.afictlrefreshdone(),
	.afidm(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ),
	.afidqsburst(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ),
	.afiodt(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ),
	.afirdataen(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ),
	.afirdataenfull(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ),
	.afiwdata(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ),
	.afiwdatavalid(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ),
	.bondingout1(),
	.bondingout2(),
	.bondingout3(),
	.cfgaddlat(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ),
	.cfgbankaddrwidth(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ),
	.cfgcaswrlat(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ),
	.cfgcoladdrwidth(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ),
	.cfgcsaddrwidth(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ),
	.cfgdevicewidth(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ),
	.cfginterfacewidth(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ),
	.cfgrowaddrwidth(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ),
	.cfgtcl(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ),
	.cfgtmrd(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ),
	.cfgtrefi(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ),
	.cfgtrfc(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ),
	.cfgtwr(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ),
	.ctlcalbytelaneseln(),
	.ctlmemclkdisable(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ),
	.dramconfig(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ),
	.mmrrdata(),
	.ordavstdata0(),
	.ordavstdata1(),
	.ordavstdata2(),
	.ordavstdata3(),
	.scrdata());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_reset = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_reset = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_debug_select_byte = 32'b00000000000000000000000000000000;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_static_config_valid = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_0 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_1 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_2 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_3 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_4 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_5 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cal_req = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_burst_length = "bl_8";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_interface_width = "dwidth_8";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_self_rfsh_exit_cycles = "self_rfsh_exit_cycles_512";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_starve_limit = "starve_limit_10";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_type = "ddr3";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .clr_intr = "no_clr_intr";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_0 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_1 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_2 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_3 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_4 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_5 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_type = "disable";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_wfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_type = "disable";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_wfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_type = "disable";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_wfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_type = "disable";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_wfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_type = "disable";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_wfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_type = "disable";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_wfifo_map = "fifo_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_addr_order = "chip_row_bank_col";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_enabled = "ctl_ecc_disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_rmw_enabled = "ctl_ecc_rmw_disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_regdimm_enabled = "regdimm_disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_usr_refresh = "ctl_usr_refresh_disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctrl_width = "data_width_16_bit";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_0 = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_1 = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_2 = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_3 = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_4 = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_5 = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .delay_bonding = "bonding_latency_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .dfx_bypass_enable = "dfx_bypass_disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .disable_merging = "merging_enabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ecc_dq_width = "ecc_dq_width_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_atpg = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_0 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_1 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_2 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_3 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_4 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_5 = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_wrapback = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_interrupt = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_terminate = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_dqs_tracking = "enabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_ecc_code_overwrites = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_fast_exit_ppd = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_intr = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_no_dm = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_pipelineglobal = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act_diff_bank = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_pch = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_rdwr = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_period = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_to_valid = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_four_act_to_act = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_all_to_valid = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_to_valid = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_period = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_to_valid = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_ap_to_valid = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_pch = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd_diff_chip = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr = 2;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_bc = 2;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_diff_chip = 2;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_valid = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_zq_cal = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_ap_to_valid = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_pch = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd = 3;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_bc = 3;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_diff_chip = 3;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr_diff_chip = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_dbe = "gen_dbe_disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_sbe = "gen_sbe_disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .inc_sync = "fifo_set_2";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .local_if_cs_width = "addr_width_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_corr_dropped_intr = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_dbe_intr = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_sbe_intr = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_auto_pd_cycles = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_clk_entry_cycles = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_al = "al_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_bankaddr_width = "addr_width_3";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_burstlength = "mem_if_burstlength_8";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_coladdr_width = "addr_width_8";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_per_rank = "mem_if_cs_per_rank_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_width = "mem_if_cs_width_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dq_per_chip = "mem_if_dq_per_chip_8";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dqs_width = "dqs_width_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dwidth = "mem_if_dwidth_8";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_memtype = "ddr3_sdram";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_rowaddr_width = "addr_width_12";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_speedbin = "ddr3_800_5_5_5";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tccd = "tccd_4";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcl = "tcl_7";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcwl = "tcwl_6";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tfaw = "tfaw_12";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tmrd = "tmrd_4";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tras = "tras_13";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trc = "trc_17";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trcd = "trcd_5";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trefi = 2101;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trfc = 23;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trp = "trp_5";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trrd = "trrd_3";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trtp = "trtp_3";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twr = "twr_5";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twtr = "twtr_2";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mmr_cfg_mem_bl = "mp_bl_8";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .output_regd = "disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .pdn_exit_cycles = "slow_exit";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port0_width = "port_32_bit";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port1_width = "port_32_bit";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port2_width = "port_32_bit";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port3_width = "port_32_bit";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port4_width = "port_32_bit";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port5_width = "port_32_bit";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .power_saving_exit_cycles = 5;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_remap = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_0 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_1 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_2 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_3 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_4 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_5 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_6 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_7 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_0 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_1 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_2 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_3 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_4 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_5 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_0 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_1 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_2 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_3 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_4 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_5 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_0 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_1 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_2 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_3 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_0 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_1 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_2 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_3 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_4 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_5 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .read_odt_chip = "odt_disabled";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .reorder_data = "data_reordering";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo0_cport_map = "cmd_port_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo1_cport_map = "cmd_port_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo2_cport_map = "cmd_port_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo3_cport_map = "cmd_port_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_0 = "concatenate_rdy";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_1 = "concatenate_rdy";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_2 = "concatenate_rdy";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_3 = "concatenate_rdy";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_0 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_1 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_2 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_3 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_4 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_5 = "weight_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_0 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_1 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_2 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_3 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_4 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_5 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_6 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_7 = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_0 = "asynchronous";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_1 = "asynchronous";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_2 = "asynchronous";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_3 = "asynchronous";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_4 = "asynchronous";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_5 = "asynchronous";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .test_mode = "normal_mode";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_0 = "threshold_32";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_1 = "threshold_32";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_2 = "threshold_32";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_3 = "threshold_32";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_4 = "threshold_32";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_5 = "threshold_32";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_0 = "threshold_16";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_1 = "threshold_16";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_2 = "threshold_16";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_3 = "threshold_16";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_4 = "threshold_16";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_5 = "threshold_16";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_0 = "empty";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_1 = "empty";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_2 = "empty";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_3 = "empty";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_ecc_en = "disable";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_0 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_1 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_2 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_3 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_4 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_5 = "priority_1";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_cport_map = "cmd_port_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_cport_map = "cmd_port_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_cport_map = "cmd_port_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_cport_map = "cmd_port_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_rdy_almost_full = "not_full";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_0 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_1 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_2 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_3 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_4 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_5 = "dwidth_0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_0 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_1 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_2 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_3 = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_0 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_1 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_2 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_3 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_4 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_5 = "use_no";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .write_odt_chip = "write_chip0_odt0_chip1";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N4
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N9
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N40
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y46_N36
cyclonev_read_fifo_read_clock_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y45_N4
cyclonev_io_ibuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(hps_memory_mem_dqs[0]),
	.ibar(hps_memory_mem_dqs_n[0]),
	.dynamicterminationcontrol(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y46_N21
cyclonev_io_ibuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(hps_memory_mem_dq[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N33
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y46_N34
cyclonev_ddio_in \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y46_N35
cyclonev_ir_fifo_userdes \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N39
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y46_N19
cyclonev_read_fifo_read_clock_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y46_N4
cyclonev_io_ibuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(hps_memory_mem_dq[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N16
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y46_N17
cyclonev_ddio_in \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y46_N18
cyclonev_ir_fifo_userdes \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N41
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y46_N53
cyclonev_read_fifo_read_clock_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y46_N38
cyclonev_io_ibuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(hps_memory_mem_dq[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N50
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y46_N51
cyclonev_ddio_in \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y46_N52
cyclonev_ir_fifo_userdes \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N38
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y45_N70
cyclonev_read_fifo_read_clock_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y45_N55
cyclonev_io_ibuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(hps_memory_mem_dq[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y45_N67
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y45_N68
cyclonev_ddio_in \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y45_N69
cyclonev_ir_fifo_userdes \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N32
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y44_N36
cyclonev_read_fifo_read_clock_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y44_N21
cyclonev_io_ibuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(hps_memory_mem_dq[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N33
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y44_N34
cyclonev_ddio_in \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y44_N35
cyclonev_ir_fifo_userdes \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N31
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y44_N19
cyclonev_read_fifo_read_clock_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y44_N4
cyclonev_io_ibuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(hps_memory_mem_dq[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N16
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y44_N17
cyclonev_ddio_in \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y44_N18
cyclonev_ir_fifo_userdes \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N33
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y44_N53
cyclonev_read_fifo_read_clock_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y44_N38
cyclonev_io_ibuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(hps_memory_mem_dq[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N50
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y44_N51
cyclonev_ddio_in \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y44_N52
cyclonev_ir_fifo_userdes \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N30
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y43_N110
cyclonev_read_fifo_read_clock_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y43_N95
cyclonev_io_ibuf \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(hps_memory_mem_dq[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N107
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y43_N108
cyclonev_ddio_in \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y43_N109
cyclonev_ir_fifo_userdes \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: MEMPHY_X68_Y60_N112
cyclonev_mem_phy \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst (
	.aficasn(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afimemclkdisable(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0]),
	.afirasn(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.avlread(gnd),
	.avlresetn(gnd),
	.avlwrite(gnd),
	.globalresetn(gnd),
	.iointcasnaclr(gnd),
	.iointrasnaclr(gnd),
	.iointresetnaclr(gnd),
	.iointwenaclr(gnd),
	.plladdrcmdclk(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllaficlk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllavlclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]),
	.plllocked(gnd),
	.scanen(gnd),
	.softresetn(gnd),
	.afiaddr({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [19],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [18],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [17],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [16],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [15],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [14],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [13],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [12],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [11],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [10],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [9],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [8],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [7],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [6],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [5],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [0]}),
	.afiba({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [0]}),
	.aficke({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [0]}),
	.aficsn({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0]}),
	.afidm({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0]}),
	.afidqsburst({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0]}),
	.afiodt({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [0]}),
	.afirdataen({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0]}),
	.afirdataenfull({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0]}),
	.afiwdata({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0]}),
	.afiwdatavalid({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0]}),
	.avladdress({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.avlwritedata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfgaddlat({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0]}),
	.cfgbankaddrwidth({gnd,gnd,gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0]}),
	.cfgcaswrlat({gnd,gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0]}),
	.cfgcoladdrwidth({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0]}),
	.cfgcsaddrwidth({gnd,gnd,gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0]}),
	.cfgdevicewidth({gnd,gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0]}),
	.cfgdramconfig({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0]}),
	.cfginterfacewidth({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0]}),
	.cfgrowaddrwidth({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0]}),
	.cfgtcl({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0]}),
	.cfgtmrd({gnd,gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0]}),
	.cfgtrefi({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0]}),
	.cfgtrfc({\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0]}),
	.cfgtwr({gnd,gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1],\soc|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0]}),
	.ddiophydqdin({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0]}),
	.ddiophydqslogicrdatavalid({vcc,vcc,vcc,vcc,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid }),
	.iointaddraclr(16'b0000000000000000),
	.iointaddrdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointbaaclr(3'b000),
	.iointbadout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointcasndout({gnd,gnd,gnd,gnd}),
	.iointckdout({gnd,gnd,gnd,gnd}),
	.iointckeaclr(2'b00),
	.iointckedout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointckndout({gnd,gnd,gnd,gnd}),
	.iointcsnaclr(2'b00),
	.iointcsndout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdmdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iointdqsbdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsboe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicaclrfifoctrl(5'b00000),
	.iointdqslogicaclrpstamble(5'b00000),
	.iointdqslogicdqsena({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicfiforeset({gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincrdataen({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincwrptr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicoct({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicreadlatency({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointodtaclr(2'b00),
	.iointodtdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointrasndout({gnd,gnd,gnd,gnd}),
	.iointresetndout({gnd,gnd,gnd,gnd}),
	.iointwendout({gnd,gnd,gnd,gnd}),
	.aficalfail(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.aficalsuccess(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.afirdatavalid(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.avlwaitrequest(),
	.ctlresetn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.iointaficalfail(),
	.iointaficalsuccess(),
	.phyddiocasnaclr(),
	.phyddiorasnaclr(),
	.phyddioresetnaclr(),
	.phyddiowenaclr(),
	.phyresetn(),
	.afirdata(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ),
	.afirlat(),
	.afiwlat(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ),
	.avlreaddata(),
	.iointafirlat(),
	.iointafiwlat(),
	.iointdqdin(),
	.iointdqslogicrdatavalid(),
	.phyddioaddraclr(),
	.phyddioaddrdout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ),
	.phyddiobaaclr(),
	.phyddiobadout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ),
	.phyddiocasndout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ),
	.phyddiockdout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ),
	.phyddiockeaclr(),
	.phyddiockedout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ),
	.phyddiockndout(),
	.phyddiocsnaclr(),
	.phyddiocsndout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ),
	.phyddiodmdout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ),
	.phyddiodqdout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ),
	.phyddiodqoe(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ),
	.phyddiodqsbdout(),
	.phyddiodqsboe(),
	.phyddiodqsdout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ),
	.phyddiodqslogicaclrfifoctrl(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ),
	.phyddiodqslogicaclrpstamble(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ),
	.phyddiodqslogicdqsena(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ),
	.phyddiodqslogicfiforeset(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ),
	.phyddiodqslogicincrdataen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ),
	.phyddiodqslogicincwrptr(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ),
	.phyddiodqslogicoct(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ),
	.phyddiodqslogicreadlatency(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ),
	.phyddiodqsoe(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ),
	.phyddioodtaclr(),
	.phyddioodtdout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ),
	.phyddiorasndout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ),
	.phyddioresetndout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ),
	.phyddiowendout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_ac_ddr_disable = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_atpg_en = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_csr_pipelineglobalenable = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_ac_delay = "one_and_half_cycles";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_delay = "one_cycle";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_reset_delay_en = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_use_hphy = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_wrap_back_en = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_content = 1200'b100000011100000000000000000000100000011110000000000000000000010000000010000000001000110001010000000010000000001100110000010000000010010000000001000100010000000010100000000000001000010000000010110000000000000000010000001110000000010000000000010000000010000000001001001001010000000010000000001011001000010000000010100000000000100100010000000010010000000000010000010000000010110000000000000000110000011110000000000000000000111000011110000000000000000000110000011110000000000000000000010000011010000000000000000000010000011010110000000000000000010000001010000000010000000000010000010010000000000000000000011100100110000000000000000000011100100110110000000000000000011100100110000000000000001000011100100110110000000000001000111000111110000000000000000000111100111110000000000000000000111000011110000000000000000000011000000110000000000000000000011000100110000000000000000000010011010110000000000000000000010011010110110000000000000000010011010110000000000000001000010011010110110000000000001000110011011110000000000000000000010000010110000000000000001000010000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_init_file = "hps_ac_rom.hex";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_content = 2560'b1000000000000000000010000000011010000000000010000001100000000000100000100000000000001000001010000000000010000011000000000000100000111000000000001000000100000000000010000100100000000000100001010000000000001000010110000000000010000110000000000000100001000000000000000000100000000000000010000110100000000000000010001000000000001010011010000000100000000110100000000000000010010000000010000000011010000000000000001001100000000000101001101000000000001000011010000000100000000110100000000000000010110110100000001100110011101000000000001010111010000000100011001110100000000000101110001000000011101100100010000000000010100000100000001010110010001000100000000110100000000000110011100000000000001100110110000000000011100111000000000000000011000000000000100000110011100000001000001100111000000010000011001110000000100000110011100000000000001101000000000000000001101000000000000000011010000000000000000110100000000000000001101000000001100000111010000000011000010000100000000110000100001000000001100001000010000000000010100110100000000000100001101000000010000000011010000000000011001110000000000000110011011000000000001110011100000000000000001100000000000011000011001110000000110000110011100000001100001100111000000011000011001110000000000000110100000000000000000110100000000000000001101000000000000000011010000000000000000110100000000111000011101000000001110001000010000000011100010000100000000111000100001000000000001010011010000000000010000110100000001000000001101000000000000001000101011000000000000110110110001000000001101000000000000001000101101000000000000111111010000000000001111110100000001000011111101000010000001111111010000100000100001110100001000001000011101000010000010000111010000000000100010110100000000000011111101000000000000111111010000000101001111110100010000000011010000000010000001110100010000100000100001000100001000001000010001000010000010000100010000100000011110110100001000001000011101000010000010000111010000100000100001110100000001010011010000000010000001111111010000100000100001110100001000001000011101000010000010000111010000100000100000000100001000001000010001000010000010000100010000100000100001000100000000001000100000000000011000110100000000000100001101000000000001110011010000000100000000110100000000000000000000000000000001000000000000000000010100000000000000000110000000000000010000000000000000000000000000000100000000000100000001000000000001010000010000000000011000000100000001000000000001000000000001001000110000000000010000110100000000000101001101000000010000000011010000000010000001111000010001000000001101000000000000000000000000000;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_init_file = "hps_inst_rom.hex";
// synopsys translate_on

// Location: DQSCONFIG_X68_Y43_N26
cyclonev_dqs_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X68_Y43_N24
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X68_Y43_N25
cyclonev_lfifo \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0]),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0]}),
	.rdatavalid(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N15
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N14
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N5
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X68_Y43_N20
cyclonev_vfifo \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0]),
	.wrclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X68_Y43_N6
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X68_Y43_N16
cyclonev_dqs_enable_ctrl \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N17
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N18
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X68_Y43_N21
cyclonev_dqs_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N22
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N23
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N29
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X68_Y43_N85
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N86
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y49_N5
cyclonev_leveling_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq (
	.clkin(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .physical_clock_source = "dq";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N8
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y43_N87
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N89
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: IOIBUF_X68_Y60_N55
cyclonev_io_ibuf \hps_memory_oct_rzqin~input (
	.i(hps_memory_oct_rzqin),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_oct_rzqin~input_o ));
// synopsys translate_off
defparam \hps_memory_oct_rzqin~input .bus_hold = "false";
defparam \hps_memory_oct_rzqin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: TERMINATION_X68_Y9_N3
cyclonev_termination \soc|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 (
	.clkenusr(gnd),
	.clkusr(gnd),
	.enserusr(gnd),
	.nclrusr(gnd),
	.rzqin(\hps_memory_oct_rzqin~input_o ),
	.scanclk(gnd),
	.scanen(gnd),
	.scanin(gnd),
	.serdatafromcore(gnd),
	.serdatain(gnd),
	.otherenser(10'b0000000000),
	.clkusrdftout(\soc|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ),
	.compoutrdn(),
	.compoutrup(),
	.enserout(),
	.scanout(),
	.serdataout(\soc|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.serdatatocore());

// Location: TERMINATIONLOGIC_X68_Y49_N7
cyclonev_termination_logic \hps_memory_mem_dm[0]~_s2p_logic_blk (
	.s2pload(gnd),
	.scanclk(gnd),
	.scanenable(gnd),
	.serdata(\soc|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.enser(4'b0000),
	.parallelterminationcontrol(\hps_memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ),
	.seriesterminationcontrol(\hps_memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ));

// Location: CLKPHASESELECT_X68_Y51_N4
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .invert_phase = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y53_N13
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X68_Y53_N6
cyclonev_pseudo_diff_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.oein(gnd),
	.dtcin(gnd),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.obar(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oeout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.oebout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dtc(),
	.dtcbar());

// Location: DDIOOUT_X68_Y46_N28
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N29
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y46_N30
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N32
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N24
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1]),
	.datainhi(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y46_N25
dffeas \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N27
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N10
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y43_N11
cyclonev_ddio_oe \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N13
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N11
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N12
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y46_N13
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N15
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N7
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3]),
	.datainhi(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y46_N8
dffeas \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N10
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y46_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N49
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N41
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5]),
	.datainhi(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y46_N42
dffeas \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N44
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N62
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N63
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y45_N64
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y45_N66
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N58
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7]),
	.datainhi(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y45_N59
dffeas \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y45_N61
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N28
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N29
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y44_N30
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N32
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N24
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9]),
	.datainhi(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y44_N25
dffeas \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N27
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N11
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N12
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y44_N13
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N15
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N7
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11]),
	.datainhi(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y44_N8
dffeas \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N10
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y44_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N49
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N41
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13]),
	.datainhi(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y44_N42
dffeas \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N44
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N102
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N103
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y43_N104
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N106
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N98
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15]),
	.datainhi(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y43_N99
dffeas \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N101
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N11
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N12
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y45_N13
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N35
cyclonev_io_config \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X68_Y45_N15
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N7
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1]),
	.datainhi(!\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y45_N8
dffeas \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y45_N10
cyclonev_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X68_Y45_N6
cyclonev_pseudo_diff_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X68_Y51_N85
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y51_N86
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y51_N7
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y51_N87
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y51_N102
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y51_N103
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y51_N104
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y52_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N62
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N63
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y52_N64
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N11
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N12
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y52_N13
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N28
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N29
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y52_N30
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y53_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y53_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y53_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y53_N62
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y53_N63
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y53_N64
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N11
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N12
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y57_N7
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y58_N13
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N28
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N29
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y58_N30
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y58_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N62
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N63
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y58_N64
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y59_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y54_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N11
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N12
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y54_N13
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N28
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N29
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y54_N30
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N62
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N63
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y36_N7
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y37_N64
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N11
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N12
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y59_N13
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y57_N102
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y57_N103
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y57_N104
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y57_N85
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y57_N86
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y57_N87
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y60_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y60_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y60_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y31_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y31_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y21_N4
cyclonev_leveling_delay_chain \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs (
	.clkin(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\soc|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y29_N7
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveled_dqs_clocks [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveled_dqs_clocks [2],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveled_dqs_clocks [1],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y31_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N45
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N46
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2]),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0]),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N7
cyclonev_clk_phase_select \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y45_N47
cyclonev_ddio_out \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out (
	.datainlo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.datainhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.clkhi(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|adc_clk_cps ),
	.clklo(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .async_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .power_up = "low";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \spi|clk_cnt~0 (
// Equation(s):
// \spi|clk_cnt~0_combout  = (\spi|Equal0~0_combout  & !\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi|Equal0~0_combout ),
	.datad(!\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|clk_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|clk_cnt~0 .extended_lut = "off";
defparam \spi|clk_cnt~0 .lut_mask = 64'h0F000F000F000F00;
defparam \spi|clk_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N35
dffeas \spi|spi_2x_ce_gen_proc:clk_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|clk_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|spi_2x_ce_gen_proc:clk_cnt[0] .is_wysiwyg = "true";
defparam \spi|spi_2x_ce_gen_proc:clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \spi|spi_2x_ce_gen_proc:clk_cnt[1]~0 (
// Equation(s):
// \spi|spi_2x_ce_gen_proc:clk_cnt[1]~0_combout  = ( !\spi|spi_2x_ce_gen_proc:clk_cnt[1]~q  & ( \spi|spi_2x_ce_gen_proc:clk_cnt[0]~q  ) ) # ( \spi|spi_2x_ce_gen_proc:clk_cnt[1]~q  & ( !\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spi|spi_2x_ce_gen_proc:clk_cnt[1]~q ),
	.dataf(!\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|spi_2x_ce_gen_proc:clk_cnt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|spi_2x_ce_gen_proc:clk_cnt[1]~0 .extended_lut = "off";
defparam \spi|spi_2x_ce_gen_proc:clk_cnt[1]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \spi|spi_2x_ce_gen_proc:clk_cnt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N2
dffeas \spi|spi_2x_ce_gen_proc:clk_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|spi_2x_ce_gen_proc:clk_cnt[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|spi_2x_ce_gen_proc:clk_cnt[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|spi_2x_ce_gen_proc:clk_cnt[1] .is_wysiwyg = "true";
defparam \spi|spi_2x_ce_gen_proc:clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \spi|clk_cnt~1 (
// Equation(s):
// \spi|clk_cnt~1_combout  = ( \spi|spi_2x_ce_gen_proc:clk_cnt[0]~q  & ( !\spi|spi_2x_ce_gen_proc:clk_cnt[1]~q  $ (!\spi|spi_2x_ce_gen_proc:clk_cnt[2]~q ) ) ) # ( !\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q  & ( (\spi|spi_2x_ce_gen_proc:clk_cnt[1]~q  & 
// \spi|spi_2x_ce_gen_proc:clk_cnt[2]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi|spi_2x_ce_gen_proc:clk_cnt[1]~q ),
	.datad(!\spi|spi_2x_ce_gen_proc:clk_cnt[2]~q ),
	.datae(gnd),
	.dataf(!\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|clk_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|clk_cnt~1 .extended_lut = "off";
defparam \spi|clk_cnt~1 .lut_mask = 64'h000F000F0FF00FF0;
defparam \spi|clk_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N32
dffeas \spi|spi_2x_ce_gen_proc:clk_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|clk_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|spi_2x_ce_gen_proc:clk_cnt[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|spi_2x_ce_gen_proc:clk_cnt[2] .is_wysiwyg = "true";
defparam \spi|spi_2x_ce_gen_proc:clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N51
cyclonev_lcell_comb \spi|Equal0~0 (
// Equation(s):
// \spi|Equal0~0_combout  = ( \spi|spi_2x_ce_gen_proc:clk_cnt[1]~q  & ( \spi|spi_2x_ce_gen_proc:clk_cnt[0]~q  ) ) # ( !\spi|spi_2x_ce_gen_proc:clk_cnt[1]~q  & ( \spi|spi_2x_ce_gen_proc:clk_cnt[0]~q  ) ) # ( \spi|spi_2x_ce_gen_proc:clk_cnt[1]~q  & ( 
// !\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q  ) ) # ( !\spi|spi_2x_ce_gen_proc:clk_cnt[1]~q  & ( !\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q  & ( !\spi|spi_2x_ce_gen_proc:clk_cnt[2]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi|spi_2x_ce_gen_proc:clk_cnt[2]~q ),
	.datad(gnd),
	.datae(!\spi|spi_2x_ce_gen_proc:clk_cnt[1]~q ),
	.dataf(!\spi|spi_2x_ce_gen_proc:clk_cnt[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Equal0~0 .extended_lut = "off";
defparam \spi|Equal0~0 .lut_mask = 64'hF0F0FFFFFFFFFFFF;
defparam \spi|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N53
dffeas \spi|spi_2x_ce (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|spi_2x_ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|spi_2x_ce .is_wysiwyg = "true";
defparam \spi|spi_2x_ce .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \spi|core_n_clk~0 (
// Equation(s):
// \spi|core_n_clk~0_combout  = ( \spi|core_n_clk~q  & ( \spi|spi_2x_ce~q  ) ) # ( !\spi|core_n_clk~q  & ( !\spi|spi_2x_ce~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spi|core_n_clk~q ),
	.dataf(!\spi|spi_2x_ce~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|core_n_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|core_n_clk~0 .extended_lut = "off";
defparam \spi|core_n_clk~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \spi|core_n_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N8
dffeas \spi|core_n_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|core_n_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|core_n_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|core_n_clk .is_wysiwyg = "true";
defparam \spi|core_n_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \spi|core_n_ce~0 (
// Equation(s):
// \spi|core_n_ce~0_combout  = ( \spi|spi_2x_ce~q  ) # ( !\spi|spi_2x_ce~q  & ( !\spi|core_n_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi|core_n_clk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|spi_2x_ce~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|core_n_ce~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|core_n_ce~0 .extended_lut = "off";
defparam \spi|core_n_ce~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \spi|core_n_ce~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \spi|core_n_ce (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|core_n_ce~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|core_n_ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|core_n_ce .is_wysiwyg = "true";
defparam \spi|core_n_ce .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N38
dffeas \spi|state_reg[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|state_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|state_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \spi|state_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N42
cyclonev_lcell_comb \spi|Selector3~0 (
// Equation(s):
// \spi|Selector3~0_combout  = ( \spi|state_reg [4] & ( \spi|state_reg [0] & ( !\spi|state_reg[5]~DUPLICATE_q  ) ) ) # ( \spi|state_reg [4] & ( !\spi|state_reg [0] & ( (!\spi|state_reg[5]~DUPLICATE_q  & (((\spi|state_reg [2]) # (\spi|state_reg [3])) # 
// (\spi|state_reg [1]))) ) ) ) # ( !\spi|state_reg [4] & ( !\spi|state_reg [0] & ( (\spi|state_reg[5]~DUPLICATE_q  & (!\spi|state_reg [1] & (!\spi|state_reg [3] & !\spi|state_reg [2]))) ) ) )

	.dataa(!\spi|state_reg[5]~DUPLICATE_q ),
	.datab(!\spi|state_reg [1]),
	.datac(!\spi|state_reg [3]),
	.datad(!\spi|state_reg [2]),
	.datae(!\spi|state_reg [4]),
	.dataf(!\spi|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector3~0 .extended_lut = "off";
defparam \spi|Selector3~0 .lut_mask = 64'h40002AAA0000AAAA;
defparam \spi|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N44
dffeas \spi|state_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|state_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|state_reg[4] .is_wysiwyg = "true";
defparam \spi|state_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N0
cyclonev_lcell_comb \spi|Selector4~0 (
// Equation(s):
// \spi|Selector4~0_combout  = ( \spi|state_reg [3] & ( \spi|state_reg [0] & ( !\spi|state_reg[5]~DUPLICATE_q  ) ) ) # ( \spi|state_reg [3] & ( !\spi|state_reg [0] & ( (!\spi|state_reg[5]~DUPLICATE_q  & ((\spi|state_reg [1]) # (\spi|state_reg[2]~DUPLICATE_q 
// ))) ) ) ) # ( !\spi|state_reg [3] & ( !\spi|state_reg [0] & ( (!\spi|state_reg[2]~DUPLICATE_q  & (!\spi|state_reg [1] & (!\spi|state_reg[5]~DUPLICATE_q  $ (!\spi|state_reg [4])))) ) ) )

	.dataa(!\spi|state_reg[2]~DUPLICATE_q ),
	.datab(!\spi|state_reg [1]),
	.datac(!\spi|state_reg[5]~DUPLICATE_q ),
	.datad(!\spi|state_reg [4]),
	.datae(!\spi|state_reg [3]),
	.dataf(!\spi|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector4~0 .extended_lut = "off";
defparam \spi|Selector4~0 .lut_mask = 64'h088070700000F0F0;
defparam \spi|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N2
dffeas \spi|state_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|state_reg[3] .is_wysiwyg = "true";
defparam \spi|state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N36
cyclonev_lcell_comb \spi|Selector5~0 (
// Equation(s):
// \spi|Selector5~0_combout  = ( \spi|state_reg [2] & ( \spi|state_reg [0] & ( !\spi|state_reg[5]~DUPLICATE_q  ) ) ) # ( \spi|state_reg [2] & ( !\spi|state_reg [0] & ( (\spi|state_reg [1] & !\spi|state_reg[5]~DUPLICATE_q ) ) ) ) # ( !\spi|state_reg [2] & ( 
// !\spi|state_reg [0] & ( (!\spi|state_reg [1] & (!\spi|state_reg[5]~DUPLICATE_q  $ (((!\spi|state_reg [3] & !\spi|state_reg [4]))))) ) ) )

	.dataa(!\spi|state_reg [3]),
	.datab(!\spi|state_reg [1]),
	.datac(!\spi|state_reg[5]~DUPLICATE_q ),
	.datad(!\spi|state_reg [4]),
	.datae(!\spi|state_reg [2]),
	.dataf(!\spi|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector5~0 .extended_lut = "off";
defparam \spi|Selector5~0 .lut_mask = 64'h48C030300000F0F0;
defparam \spi|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N37
dffeas \spi|state_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|state_reg[2] .is_wysiwyg = "true";
defparam \spi|state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N9
cyclonev_lcell_comb \spi|Selector7~0 (
// Equation(s):
// \spi|Selector7~0_combout  = ( \spi|state_reg [4] & ( !\spi|state_reg[5]~DUPLICATE_q  ) ) # ( !\spi|state_reg [4] & ( (!\spi|state_reg[5]~DUPLICATE_q  & (((\spi|state_reg [3]) # (\spi|state_reg [1])) # (\spi|state_reg [2]))) ) )

	.dataa(!\spi|state_reg[5]~DUPLICATE_q ),
	.datab(!\spi|state_reg [2]),
	.datac(!\spi|state_reg [1]),
	.datad(!\spi|state_reg [3]),
	.datae(gnd),
	.dataf(!\spi|state_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector7~0 .extended_lut = "off";
defparam \spi|Selector7~0 .lut_mask = 64'h2AAA2AAAAAAAAAAA;
defparam \spi|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N24
cyclonev_lcell_comb \spi|Selector7~1 (
// Equation(s):
// \spi|Selector7~1_combout  = ( \spi|Selector7~0_combout  & ( !\spi|state_reg [0] ) ) # ( !\spi|Selector7~0_combout  & ( (\spi|Equal1~0_combout  & (!\spi|state_reg [0] & ((\spi|state_reg[5]~DUPLICATE_q ) # (\spi|wren~q )))) ) )

	.dataa(!\spi|wren~q ),
	.datab(!\spi|Equal1~0_combout ),
	.datac(!\spi|state_reg[5]~DUPLICATE_q ),
	.datad(!\spi|state_reg [0]),
	.datae(gnd),
	.dataf(!\spi|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector7~1 .extended_lut = "off";
defparam \spi|Selector7~1 .lut_mask = 64'h13001300FF00FF00;
defparam \spi|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N26
dffeas \spi|state_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|state_reg[0] .is_wysiwyg = "true";
defparam \spi|state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N54
cyclonev_lcell_comb \spi|Selector6~0 (
// Equation(s):
// \spi|Selector6~0_combout  = ( \spi|Selector7~0_combout  & ( (!\spi|state_reg [0] & ((!\spi|state_reg [1]) # ((\spi|Equal1~0_combout  & \spi|state_reg[5]~DUPLICATE_q )))) # (\spi|state_reg [0] & (((\spi|state_reg [1])))) ) ) # ( !\spi|Selector7~0_combout  
// & ( (!\spi|state_reg [0] & (\spi|Equal1~0_combout  & \spi|state_reg[5]~DUPLICATE_q )) ) )

	.dataa(!\spi|state_reg [0]),
	.datab(!\spi|Equal1~0_combout ),
	.datac(!\spi|state_reg[5]~DUPLICATE_q ),
	.datad(!\spi|state_reg [1]),
	.datae(gnd),
	.dataf(!\spi|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector6~0 .extended_lut = "off";
defparam \spi|Selector6~0 .lut_mask = 64'h02020202AA57AA57;
defparam \spi|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N55
dffeas \spi|state_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|state_reg[1] .is_wysiwyg = "true";
defparam \spi|state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N30
cyclonev_lcell_comb \spi|Equal1~0 (
// Equation(s):
// \spi|Equal1~0_combout  = ( !\spi|state_reg [4] & ( (!\spi|state_reg [1] & (!\spi|state_reg [3] & !\spi|state_reg[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\spi|state_reg [1]),
	.datac(!\spi|state_reg [3]),
	.datad(!\spi|state_reg[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\spi|state_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Equal1~0 .extended_lut = "off";
defparam \spi|Equal1~0 .lut_mask = 64'hC000C00000000000;
defparam \spi|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N33
cyclonev_lcell_comb \spi|Selector2~1 (
// Equation(s):
// \spi|Selector2~1_combout  = ( \spi|wren~q  & ( (\spi|Equal1~0_combout  & !\spi|state_reg[5]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi|Equal1~0_combout ),
	.datad(!\spi|state_reg[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\spi|wren~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector2~1 .extended_lut = "off";
defparam \spi|Selector2~1 .lut_mask = 64'h000000000F000F00;
defparam \spi|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N34
dffeas \spi|wr_ack_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|wr_ack_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|wr_ack_reg .is_wysiwyg = "true";
defparam \spi|wr_ack_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N35
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \spi|wren~0 (
// Equation(s):
// \spi|wren~0_combout  = ( \spi|wren~q  & ( (!\spi|wr_ack_reg~q ) # (\KEY[2]~input_o ) ) ) # ( !\spi|wren~q  & ( \KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(!\spi|wr_ack_reg~q ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(!\spi|wren~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|wren~0 .extended_lut = "off";
defparam \spi|wren~0 .lut_mask = 64'h0F0FCFCF0F0FCFCF;
defparam \spi|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N41
dffeas \spi|wren (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|wren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|wren .is_wysiwyg = "true";
defparam \spi|wren .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \spi|Selector2~0 (
// Equation(s):
// \spi|Selector2~0_combout  = ( \spi|state_reg [0] & ( (\spi|Equal1~0_combout  & ((\spi|wren~q ) # (\spi|state_reg[5]~DUPLICATE_q ))) ) ) # ( !\spi|state_reg [0] & ( (!\spi|state_reg[5]~DUPLICATE_q  & (\spi|wren~q  & \spi|Equal1~0_combout )) ) )

	.dataa(!\spi|state_reg[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\spi|wren~q ),
	.datad(!\spi|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\spi|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector2~0 .extended_lut = "off";
defparam \spi|Selector2~0 .lut_mask = 64'h000A000A005F005F;
defparam \spi|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N7
dffeas \spi|state_reg[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|state_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|state_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \spi|state_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \spi|Selector0~0 (
// Equation(s):
// \spi|Selector0~0_combout  = ( \spi|ssel_ena_reg~q  & ( \spi|wren~q  ) ) # ( !\spi|ssel_ena_reg~q  & ( \spi|wren~q  & ( (!\spi|Selector7~0_combout  & ((!\spi|Equal1~0_combout ) # (!\spi|state_reg[5]~DUPLICATE_q  $ (\spi|state_reg [0])))) ) ) ) # ( 
// \spi|ssel_ena_reg~q  & ( !\spi|wren~q  & ( ((!\spi|Equal1~0_combout ) # (\spi|state_reg [0])) # (\spi|state_reg[5]~DUPLICATE_q ) ) ) ) # ( !\spi|ssel_ena_reg~q  & ( !\spi|wren~q  & ( (!\spi|Selector7~0_combout  & ((!\spi|Equal1~0_combout ) # 
// ((\spi|state_reg[5]~DUPLICATE_q  & \spi|state_reg [0])))) ) ) )

	.dataa(!\spi|state_reg[5]~DUPLICATE_q ),
	.datab(!\spi|Equal1~0_combout ),
	.datac(!\spi|state_reg [0]),
	.datad(!\spi|Selector7~0_combout ),
	.datae(!\spi|ssel_ena_reg~q ),
	.dataf(!\spi|wren~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector0~0 .extended_lut = "off";
defparam \spi|Selector0~0 .lut_mask = 64'hCD00DFDFED00FFFF;
defparam \spi|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N49
dffeas \spi|ssel_ena_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|ssel_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|ssel_ena_reg .is_wysiwyg = "true";
defparam \spi|ssel_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N15
cyclonev_lcell_comb \spi|Selector8~0 (
// Equation(s):
// \spi|Selector8~0_combout  = ( \spi|wren~q  & ( (\spi|state_reg [0] & (\spi|Equal1~0_combout  & \spi|state_reg[5]~DUPLICATE_q )) ) ) # ( !\spi|wren~q  & ( (\spi|Equal1~0_combout  & ((!\spi|state_reg[5]~DUPLICATE_q ) # (\spi|state_reg [0]))) ) )

	.dataa(!\spi|state_reg [0]),
	.datab(!\spi|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\spi|state_reg[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\spi|wren~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector8~0 .extended_lut = "off";
defparam \spi|Selector8~0 .lut_mask = 64'h3311331100110011;
defparam \spi|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N12
cyclonev_lcell_comb \spi|WideOr1~0 (
// Equation(s):
// \spi|WideOr1~0_combout  = ( !\spi|Selector7~0_combout  & ( (!\spi|Equal1~0_combout ) # ((!\spi|state_reg[5]~DUPLICATE_q ) # (\spi|state_reg [0])) ) )

	.dataa(gnd),
	.datab(!\spi|Equal1~0_combout ),
	.datac(!\spi|state_reg [0]),
	.datad(!\spi|state_reg[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\spi|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|WideOr1~0 .extended_lut = "off";
defparam \spi|WideOr1~0 .lut_mask = 64'hFFCFFFCF00000000;
defparam \spi|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N75
cyclonev_io_ibuf \MISO~input (
	.i(MISO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MISO~input_o ));
// synopsys translate_off
defparam \MISO~input .bus_hold = "false";
defparam \MISO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N57
cyclonev_lcell_comb \spi|core_ce~0 (
// Equation(s):
// \spi|core_ce~0_combout  = ( !\spi|spi_2x_ce~q  & ( !\spi|core_n_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi|core_n_clk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|spi_2x_ce~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|core_ce~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|core_ce~0 .extended_lut = "off";
defparam \spi|core_ce~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \spi|core_ce~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N58
dffeas \spi|core_ce (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|core_ce~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|core_ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|core_ce .is_wysiwyg = "true";
defparam \spi|core_ce .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \spi|rx_bit_reg~0 (
// Equation(s):
// \spi|rx_bit_reg~0_combout  = (!\spi|core_ce~q  & ((\spi|rx_bit_reg~q ))) # (\spi|core_ce~q  & (\MISO~input_o ))

	.dataa(gnd),
	.datab(!\MISO~input_o ),
	.datac(!\spi|core_ce~q ),
	.datad(!\spi|rx_bit_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|rx_bit_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|rx_bit_reg~0 .extended_lut = "off";
defparam \spi|rx_bit_reg~0 .lut_mask = 64'h03F303F303F303F3;
defparam \spi|rx_bit_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N55
dffeas \spi|rx_bit_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|rx_bit_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|rx_bit_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|rx_bit_reg .is_wysiwyg = "true";
defparam \spi|rx_bit_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \spi|sh_reg[0]~feeder (
// Equation(s):
// \spi|sh_reg[0]~feeder_combout  = ( \spi|rx_bit_reg~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|rx_bit_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[0]~feeder .extended_lut = "off";
defparam \spi|sh_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N8
dffeas \spi|state_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|state_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|state_reg[5] .is_wysiwyg = "true";
defparam \spi|state_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N27
cyclonev_lcell_comb \spi|sh_reg[30]~0 (
// Equation(s):
// \spi|sh_reg[30]~0_combout  = ( \spi|state_reg [0] & ( (!\spi|core_n_ce~q  & ((!\spi|Equal1~0_combout ) # ((\spi|wren~q  & !\spi|state_reg [5])))) ) ) # ( !\spi|state_reg [0] & ( (!\spi|core_n_ce~q  & (((!\spi|Equal1~0_combout ) # (\spi|state_reg [5])) # 
// (\spi|wren~q ))) ) )

	.dataa(!\spi|wren~q ),
	.datab(!\spi|Equal1~0_combout ),
	.datac(!\spi|state_reg [5]),
	.datad(!\spi|core_n_ce~q ),
	.datae(gnd),
	.dataf(!\spi|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[30]~0 .extended_lut = "off";
defparam \spi|sh_reg[30]~0 .lut_mask = 64'hDF00DF00DC00DC00;
defparam \spi|sh_reg[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N43
dffeas \spi|sh_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[0] .is_wysiwyg = "true";
defparam \spi|sh_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N46
dffeas \spi|sh_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[1] .is_wysiwyg = "true";
defparam \spi|sh_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N56
dffeas \spi|sh_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[2] .is_wysiwyg = "true";
defparam \spi|sh_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \spi|sh_reg[3]~feeder (
// Equation(s):
// \spi|sh_reg[3]~feeder_combout  = \spi|sh_reg [2]

	.dataa(!\spi|sh_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[3]~feeder .extended_lut = "off";
defparam \spi|sh_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi|sh_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N59
dffeas \spi|sh_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[3] .is_wysiwyg = "true";
defparam \spi|sh_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \spi|sh_reg[4]~feeder (
// Equation(s):
// \spi|sh_reg[4]~feeder_combout  = \spi|sh_reg [3]

	.dataa(gnd),
	.datab(!\spi|sh_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[4]~feeder .extended_lut = "off";
defparam \spi|sh_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \spi|sh_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N2
dffeas \spi|sh_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[4] .is_wysiwyg = "true";
defparam \spi|sh_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \spi|sh_reg[5]~feeder (
// Equation(s):
// \spi|sh_reg[5]~feeder_combout  = \spi|sh_reg [4]

	.dataa(!\spi|sh_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[5]~feeder .extended_lut = "off";
defparam \spi|sh_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi|sh_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N4
dffeas \spi|sh_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[5] .is_wysiwyg = "true";
defparam \spi|sh_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \spi|sh_reg[6]~feeder (
// Equation(s):
// \spi|sh_reg[6]~feeder_combout  = ( \spi|sh_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[6]~feeder .extended_lut = "off";
defparam \spi|sh_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \spi|sh_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[6] .is_wysiwyg = "true";
defparam \spi|sh_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \spi|sh_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[7] .is_wysiwyg = "true";
defparam \spi|sh_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N38
dffeas \spi|sh_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[8] .is_wysiwyg = "true";
defparam \spi|sh_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \spi|sh_reg[9]~feeder (
// Equation(s):
// \spi|sh_reg[9]~feeder_combout  = \spi|sh_reg [8]

	.dataa(!\spi|sh_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[9]~feeder .extended_lut = "off";
defparam \spi|sh_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi|sh_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N41
dffeas \spi|sh_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[9] .is_wysiwyg = "true";
defparam \spi|sh_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N44
dffeas \spi|sh_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[10] .is_wysiwyg = "true";
defparam \spi|sh_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \spi|sh_reg[11]~feeder (
// Equation(s):
// \spi|sh_reg[11]~feeder_combout  = ( \spi|sh_reg [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[11]~feeder .extended_lut = "off";
defparam \spi|sh_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N37
dffeas \spi|sh_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[11] .is_wysiwyg = "true";
defparam \spi|sh_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \spi|sh_reg[12]~feeder (
// Equation(s):
// \spi|sh_reg[12]~feeder_combout  = \spi|sh_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi|sh_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[12]~feeder .extended_lut = "off";
defparam \spi|sh_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spi|sh_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N47
dffeas \spi|sh_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[12] .is_wysiwyg = "true";
defparam \spi|sh_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N40
dffeas \spi|sh_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[13] .is_wysiwyg = "true";
defparam \spi|sh_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \spi|sh_reg[14]~feeder (
// Equation(s):
// \spi|sh_reg[14]~feeder_combout  = \spi|sh_reg [13]

	.dataa(gnd),
	.datab(!\spi|sh_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[14]~feeder .extended_lut = "off";
defparam \spi|sh_reg[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \spi|sh_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N55
dffeas \spi|sh_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[14] .is_wysiwyg = "true";
defparam \spi|sh_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \spi|sh_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[15] .is_wysiwyg = "true";
defparam \spi|sh_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N58
dffeas \spi|sh_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[16] .is_wysiwyg = "true";
defparam \spi|sh_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \spi|sh_reg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[17] .is_wysiwyg = "true";
defparam \spi|sh_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N20
dffeas \spi|sh_reg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[18] .is_wysiwyg = "true";
defparam \spi|sh_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \spi|sh_reg[19]~feeder (
// Equation(s):
// \spi|sh_reg[19]~feeder_combout  = ( \spi|sh_reg [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[19]~feeder .extended_lut = "off";
defparam \spi|sh_reg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N22
dffeas \spi|sh_reg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[19] .is_wysiwyg = "true";
defparam \spi|sh_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \spi|sh_reg[20]~feeder (
// Equation(s):
// \spi|sh_reg[20]~feeder_combout  = ( \spi|sh_reg [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[20]~feeder .extended_lut = "off";
defparam \spi|sh_reg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N14
dffeas \spi|sh_reg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[20] .is_wysiwyg = "true";
defparam \spi|sh_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \spi|sh_reg[21]~feeder (
// Equation(s):
// \spi|sh_reg[21]~feeder_combout  = ( \spi|sh_reg [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[21]~feeder .extended_lut = "off";
defparam \spi|sh_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N53
dffeas \spi|sh_reg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[21] .is_wysiwyg = "true";
defparam \spi|sh_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \spi|sh_reg[22]~feeder (
// Equation(s):
// \spi|sh_reg[22]~feeder_combout  = ( \spi|sh_reg [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[22]~feeder .extended_lut = "off";
defparam \spi|sh_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N50
dffeas \spi|sh_reg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[22] .is_wysiwyg = "true";
defparam \spi|sh_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \spi|sh_reg[23]~feeder (
// Equation(s):
// \spi|sh_reg[23]~feeder_combout  = ( \spi|sh_reg [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[23]~feeder .extended_lut = "off";
defparam \spi|sh_reg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N8
dffeas \spi|sh_reg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[23] .is_wysiwyg = "true";
defparam \spi|sh_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \spi|sh_reg[24]~feeder (
// Equation(s):
// \spi|sh_reg[24]~feeder_combout  = ( \spi|sh_reg [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[24]~feeder .extended_lut = "off";
defparam \spi|sh_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \spi|sh_reg[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[24] .is_wysiwyg = "true";
defparam \spi|sh_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \spi|sh_reg[25]~feeder (
// Equation(s):
// \spi|sh_reg[25]~feeder_combout  = ( \spi|sh_reg [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[25]~feeder .extended_lut = "off";
defparam \spi|sh_reg[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N26
dffeas \spi|sh_reg[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[25] .is_wysiwyg = "true";
defparam \spi|sh_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \spi|sh_reg[26]~feeder (
// Equation(s):
// \spi|sh_reg[26]~feeder_combout  = ( \spi|sh_reg [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[26]~feeder .extended_lut = "off";
defparam \spi|sh_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \spi|sh_reg[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[26] .is_wysiwyg = "true";
defparam \spi|sh_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N32
dffeas \spi|sh_reg[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[27] .is_wysiwyg = "true";
defparam \spi|sh_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \spi|sh_reg[28]~feeder (
// Equation(s):
// \spi|sh_reg[28]~feeder_combout  = ( \spi|sh_reg [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[28]~feeder .extended_lut = "off";
defparam \spi|sh_reg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N35
dffeas \spi|sh_reg[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[28] .is_wysiwyg = "true";
defparam \spi|sh_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \spi|sh_reg[29]~feeder (
// Equation(s):
// \spi|sh_reg[29]~feeder_combout  = ( \spi|sh_reg [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sh_reg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|sh_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|sh_reg[29]~feeder .extended_lut = "off";
defparam \spi|sh_reg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|sh_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N16
dffeas \spi|sh_reg[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|sh_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(gnd),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[29] .is_wysiwyg = "true";
defparam \spi|sh_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N16
dffeas \spi|sh_reg[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sh_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi|WideOr1~0_combout ),
	.sload(vcc),
	.ena(\spi|sh_reg[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[30] .is_wysiwyg = "true";
defparam \spi|sh_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \spi|Selector8~1 (
// Equation(s):
// \spi|Selector8~1_combout  = ( \spi|sh_reg [31] & ( \spi|sh_reg [30] & ( (!\spi|WideOr1~0_combout ) # (\spi|Selector8~0_combout ) ) ) ) # ( !\spi|sh_reg [31] & ( \spi|sh_reg [30] & ( !\spi|WideOr1~0_combout  ) ) ) # ( \spi|sh_reg [31] & ( !\spi|sh_reg [30] 
// & ( \spi|Selector8~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\spi|Selector8~0_combout ),
	.datac(!\spi|WideOr1~0_combout ),
	.datad(gnd),
	.datae(!\spi|sh_reg [31]),
	.dataf(!\spi|sh_reg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector8~1 .extended_lut = "off";
defparam \spi|Selector8~1 .lut_mask = 64'h00003333F0F0F3F3;
defparam \spi|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N20
dffeas \spi|sh_reg[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sh_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sh_reg[31] .is_wysiwyg = "true";
defparam \spi|sh_reg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N57
cyclonev_lcell_comb \spi|spi_mosi_o~0 (
// Equation(s):
// \spi|spi_mosi_o~0_combout  = ( \spi|wren~q  & ( (\spi|sh_reg [31] & (((!\spi|Equal1~0_combout ) # (\spi|state_reg[5]~DUPLICATE_q )) # (\spi|state_reg [0]))) ) ) # ( !\spi|wren~q  & ( \spi|sh_reg [31] ) )

	.dataa(!\spi|state_reg [0]),
	.datab(!\spi|Equal1~0_combout ),
	.datac(!\spi|sh_reg [31]),
	.datad(!\spi|state_reg[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\spi|wren~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|spi_mosi_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|spi_mosi_o~0 .extended_lut = "off";
defparam \spi|spi_mosi_o~0 .lut_mask = 64'h0F0F0F0F0D0F0D0F;
defparam \spi|spi_mosi_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N18
cyclonev_lcell_comb \spi|Selector1~0 (
// Equation(s):
// \spi|Selector1~0_combout  = ( \spi|sck_ena_reg~q  & ( \spi|wren~q  & ( ((\spi|Equal1~0_combout  & ((\spi|state_reg [0]) # (\spi|state_reg[5]~DUPLICATE_q )))) # (\spi|Selector7~0_combout ) ) ) ) # ( !\spi|sck_ena_reg~q  & ( \spi|wren~q  & ( 
// (\spi|Equal1~0_combout  & \spi|state_reg [0]) ) ) ) # ( \spi|sck_ena_reg~q  & ( !\spi|wren~q  & ( ((\spi|state_reg[5]~DUPLICATE_q  & \spi|Equal1~0_combout )) # (\spi|Selector7~0_combout ) ) ) ) # ( !\spi|sck_ena_reg~q  & ( !\spi|wren~q  & ( 
// (\spi|state_reg[5]~DUPLICATE_q  & (\spi|Equal1~0_combout  & \spi|state_reg [0])) ) ) )

	.dataa(!\spi|state_reg[5]~DUPLICATE_q ),
	.datab(!\spi|Equal1~0_combout ),
	.datac(!\spi|state_reg [0]),
	.datad(!\spi|Selector7~0_combout ),
	.datae(!\spi|sck_ena_reg~q ),
	.dataf(!\spi|wren~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|Selector1~0 .extended_lut = "off";
defparam \spi|Selector1~0 .lut_mask = 64'h010111FF030313FF;
defparam \spi|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \spi|sck_ena_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\spi|core_n_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sck_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sck_ena_reg .is_wysiwyg = "true";
defparam \spi|sck_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \spi|spi_clk_reg~0 (
// Equation(s):
// \spi|spi_clk_reg~0_combout  = ( \spi|core_n_clk~q  & ( \spi|sck_ena_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi|sck_ena_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|core_n_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|spi_clk_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|spi_clk_reg~0 .extended_lut = "off";
defparam \spi|spi_clk_reg~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \spi|spi_clk_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N46
dffeas \spi|spi_clk_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\spi|spi_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|spi_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|spi_clk_reg .is_wysiwyg = "true";
defparam \spi|spi_clk_reg .power_up = "low";
// synopsys translate_on

// Location: HPSINTERFACEDBGAPB_X32_Y53_N111
cyclonev_hps_interface_dbg_apb \soc|hps_0|fpga_interfaces|debug_apb (
	.p_slv_err(gnd),
	.p_ready(gnd),
	.p_clk(gnd),
	.p_clk_en(gnd),
	.dbg_apb_disable(gnd),
	.p_rdata(32'b00000000000000000000000000000000),
	.p_addr_31(\soc|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31 ),
	.p_write(),
	.p_sel(),
	.p_enable(),
	.p_reset_n(),
	.p_addr(),
	.p_wdata());
// synopsys translate_off
defparam \soc|hps_0|fpga_interfaces|debug_apb .dummy_param = 256;
// synopsys translate_on

// Location: HPSINTERFACETPIUTRACE_X32_Y18_N111
cyclonev_hps_interface_tpiu_trace \soc|hps_0|fpga_interfaces|tpiu (
	.traceclk_ctl(vcc),
	.traceclkin(gnd),
	.traceclk(),
	.trace_data(\soc|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus ));

// Location: HPSINTERFACEBOOTFROMFPGA_X32_Y46_N111
cyclonev_hps_interface_boot_from_fpga \soc|hps_0|fpga_interfaces|boot_from_fpga (
	.boot_from_fpga_on_failure(gnd),
	.boot_from_fpga_ready(gnd),
	.bsel_en(gnd),
	.csel_en(gnd),
	.bsel({gnd,gnd,vcc}),
	.csel({gnd,vcc}),
	.fake_dout(\soc|hps_0|fpga_interfaces|boot_from_fpga~fake_dout ));

// Location: HPSINTERFACEFPGA2HPS_X32_Y23_N111
cyclonev_hps_interface_fpga2hps \soc|hps_0|fpga_interfaces|fpga2hps (
	.arvalid(gnd),
	.awvalid(gnd),
	.bready(gnd),
	.clk(gnd),
	.rready(gnd),
	.wlast(gnd),
	.wvalid(gnd),
	.araddr(32'b00000000000000000000000000000000),
	.arburst(2'b00),
	.arcache(4'b0000),
	.arid(8'b00000000),
	.arlen(4'b0000),
	.arlock(2'b00),
	.arprot(3'b000),
	.arsize(3'b000),
	.aruser(5'b00000),
	.awaddr(32'b00000000000000000000000000000000),
	.awburst(2'b00),
	.awcache(4'b0000),
	.awid(8'b00000000),
	.awlen(4'b0000),
	.awlock(2'b00),
	.awprot(3'b000),
	.awsize(3'b000),
	.awuser(5'b00000),
	.port_size_config({vcc,vcc}),
	.wdata(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wid(8'b00000000),
	.wstrb(16'b0000000000000000),
	.arready(\soc|hps_0|fpga_interfaces|fpga2hps~arready ),
	.awready(),
	.bvalid(),
	.rlast(),
	.rvalid(),
	.wready(),
	.bid(),
	.bresp(),
	.rdata(),
	.rid(),
	.rresp());
// synopsys translate_off
defparam \soc|hps_0|fpga_interfaces|fpga2hps .data_width = 32;
// synopsys translate_on

// Location: HPSINTERFACEHPS2FPGA_X32_Y24_N111
cyclonev_hps_interface_hps2fpga \soc|hps_0|fpga_interfaces|hps2fpga (
	.arready(gnd),
	.awready(gnd),
	.bvalid(gnd),
	.clk(gnd),
	.rlast(gnd),
	.rvalid(gnd),
	.wready(gnd),
	.bid(12'b000000000000),
	.bresp(2'b00),
	.port_size_config({vcc,vcc}),
	.rdata(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.rid(12'b000000000000),
	.rresp(2'b00),
	.arvalid(),
	.awvalid(),
	.bready(),
	.rready(),
	.wlast(),
	.wvalid(),
	.araddr(\soc|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus ),
	.arburst(),
	.arcache(),
	.arid(),
	.arlen(),
	.arlock(),
	.arprot(),
	.arsize(),
	.awaddr(),
	.awburst(),
	.awcache(),
	.awid(),
	.awlen(),
	.awlock(),
	.awprot(),
	.awsize(),
	.wdata(),
	.wid(),
	.wstrb());
// synopsys translate_off
defparam \soc|hps_0|fpga_interfaces|hps2fpga .data_width = 32;
// synopsys translate_on

// Location: HPSINTERFACEFPGA2SDRAM_X32_Y27_N111
cyclonev_hps_interface_fpga2sdram \soc|hps_0|fpga_interfaces|f2sdram (
	.cmd_port_clk_0(gnd),
	.cmd_port_clk_1(gnd),
	.cmd_port_clk_2(gnd),
	.cmd_port_clk_3(gnd),
	.cmd_port_clk_4(gnd),
	.cmd_port_clk_5(gnd),
	.cmd_valid_0(gnd),
	.cmd_valid_1(gnd),
	.cmd_valid_2(gnd),
	.cmd_valid_3(gnd),
	.cmd_valid_4(gnd),
	.cmd_valid_5(gnd),
	.rd_clk_0(gnd),
	.rd_clk_1(gnd),
	.rd_clk_2(gnd),
	.rd_clk_3(gnd),
	.rd_ready_0(gnd),
	.rd_ready_1(gnd),
	.rd_ready_2(gnd),
	.rd_ready_3(gnd),
	.wr_clk_0(gnd),
	.wr_clk_1(gnd),
	.wr_clk_2(gnd),
	.wr_clk_3(gnd),
	.wr_valid_0(gnd),
	.wr_valid_1(gnd),
	.wr_valid_2(gnd),
	.wr_valid_3(gnd),
	.wrack_ready_0(gnd),
	.wrack_ready_1(gnd),
	.wrack_ready_2(gnd),
	.wrack_ready_3(gnd),
	.wrack_ready_4(gnd),
	.wrack_ready_5(gnd),
	.cfg_axi_mm_select({gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_rfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_type({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_wfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_port_width({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_rfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_wfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cmd_data_0(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_1(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_2(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_3(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_4(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_5(60'b000000000000000000000000000000000000000000000000000000000000),
	.wr_data_0(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_1(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_2(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_3(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.cmd_ready_0(),
	.cmd_ready_1(),
	.cmd_ready_2(),
	.cmd_ready_3(),
	.cmd_ready_4(),
	.cmd_ready_5(),
	.rd_valid_0(),
	.rd_valid_1(),
	.rd_valid_2(),
	.rd_valid_3(),
	.wr_ready_0(),
	.wr_ready_1(),
	.wr_ready_2(),
	.wr_ready_3(),
	.wrack_valid_0(),
	.wrack_valid_1(),
	.wrack_valid_2(),
	.wrack_valid_3(),
	.wrack_valid_4(),
	.wrack_valid_5(),
	.bonding_out_1(\soc|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ),
	.bonding_out_2(),
	.rd_data_0(),
	.rd_data_1(),
	.rd_data_2(),
	.rd_data_3(),
	.wrack_data_0(),
	.wrack_data_1(),
	.wrack_data_2(),
	.wrack_data_3(),
	.wrack_data_4(),
	.wrack_data_5());

// Location: IOIBUF_X4_Y61_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N58
cyclonev_io_ibuf \hps_memory_mem_dq[8]~input (
	.i(hps_memory_mem_dq[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[8]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[8]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N41
cyclonev_io_ibuf \hps_memory_mem_dq[9]~input (
	.i(hps_memory_mem_dq[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[9]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[9]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N18
cyclonev_io_ibuf \hps_memory_mem_dq[10]~input (
	.i(hps_memory_mem_dq[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[10]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[10]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N75
cyclonev_io_ibuf \hps_memory_mem_dq[11]~input (
	.i(hps_memory_mem_dq[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[11]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[11]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \hps_memory_mem_dq[12]~input (
	.i(hps_memory_mem_dq[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[12]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[12]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N75
cyclonev_io_ibuf \hps_memory_mem_dq[13]~input (
	.i(hps_memory_mem_dq[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[13]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[13]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N18
cyclonev_io_ibuf \hps_memory_mem_dq[14]~input (
	.i(hps_memory_mem_dq[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[14]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[14]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N41
cyclonev_io_ibuf \hps_memory_mem_dq[15]~input (
	.i(hps_memory_mem_dq[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[15]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[15]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dq[16]~input (
	.i(hps_memory_mem_dq[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[16]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[16]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N52
cyclonev_io_ibuf \hps_memory_mem_dq[17]~input (
	.i(hps_memory_mem_dq[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[17]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[17]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dq[18]~input (
	.i(hps_memory_mem_dq[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[18]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[18]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cyclonev_io_ibuf \hps_memory_mem_dq[19]~input (
	.i(hps_memory_mem_dq[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[19]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[19]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \hps_memory_mem_dq[20]~input (
	.i(hps_memory_mem_dq[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[20]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[20]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \hps_memory_mem_dq[21]~input (
	.i(hps_memory_mem_dq[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[21]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[21]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N92
cyclonev_io_ibuf \hps_memory_mem_dq[22]~input (
	.i(hps_memory_mem_dq[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[22]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[22]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \hps_memory_mem_dq[23]~input (
	.i(hps_memory_mem_dq[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[23]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[23]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N1
cyclonev_io_ibuf \hps_memory_mem_dq[24]~input (
	.i(hps_memory_mem_dq[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[24]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[24]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dq[25]~input (
	.i(hps_memory_mem_dq[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[25]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[25]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N52
cyclonev_io_ibuf \hps_memory_mem_dq[26]~input (
	.i(hps_memory_mem_dq[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[26]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[26]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \hps_memory_mem_dq[27]~input (
	.i(hps_memory_mem_dq[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[27]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[27]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dq[28]~input (
	.i(hps_memory_mem_dq[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[28]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[28]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dq[29]~input (
	.i(hps_memory_mem_dq[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[29]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[29]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N41
cyclonev_io_ibuf \hps_memory_mem_dq[30]~input (
	.i(hps_memory_mem_dq[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[30]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[30]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N58
cyclonev_io_ibuf \hps_memory_mem_dq[31]~input (
	.i(hps_memory_mem_dq[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[31]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[31]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N52
cyclonev_io_ibuf \hps_memory_mem_dq[32]~input (
	.i(hps_memory_mem_dq[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[32]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[32]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y61_N58
cyclonev_io_ibuf \hps_memory_mem_dq[33]~input (
	.i(hps_memory_mem_dq[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[33]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[33]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N18
cyclonev_io_ibuf \hps_memory_mem_dq[34]~input (
	.i(hps_memory_mem_dq[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[34]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[34]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dq[35]~input (
	.i(hps_memory_mem_dq[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[35]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[35]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dq[36]~input (
	.i(hps_memory_mem_dq[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[36]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[36]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \hps_memory_mem_dq[37]~input (
	.i(hps_memory_mem_dq[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[37]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[37]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \hps_memory_mem_dq[38]~input (
	.i(hps_memory_mem_dq[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[38]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[38]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cyclonev_io_ibuf \hps_memory_mem_dq[39]~input (
	.i(hps_memory_mem_dq[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dq[39]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dq[39]~input .bus_hold = "false";
defparam \hps_memory_mem_dq[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y12_N55
cyclonev_io_ibuf \hps_memory_mem_dqs[1]~input (
	.i(hps_memory_mem_dqs[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dqs[1]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dqs[1]~input .bus_hold = "false";
defparam \hps_memory_mem_dqs[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \hps_memory_mem_dqs[2]~input (
	.i(hps_memory_mem_dqs[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dqs[2]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dqs[2]~input .bus_hold = "false";
defparam \hps_memory_mem_dqs[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N18
cyclonev_io_ibuf \hps_memory_mem_dqs[3]~input (
	.i(hps_memory_mem_dqs[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dqs[3]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dqs[3]~input .bus_hold = "false";
defparam \hps_memory_mem_dqs[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N75
cyclonev_io_ibuf \hps_memory_mem_dqs[4]~input (
	.i(hps_memory_mem_dqs[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dqs[4]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dqs[4]~input .bus_hold = "false";
defparam \hps_memory_mem_dqs[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dqs_n[1]~input (
	.i(hps_memory_mem_dqs_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dqs_n[1]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dqs_n[1]~input .bus_hold = "false";
defparam \hps_memory_mem_dqs_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \hps_memory_mem_dqs_n[2]~input (
	.i(hps_memory_mem_dqs_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dqs_n[2]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dqs_n[2]~input .bus_hold = "false";
defparam \hps_memory_mem_dqs_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dqs_n[3]~input (
	.i(hps_memory_mem_dqs_n[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dqs_n[3]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dqs_n[3]~input .bus_hold = "false";
defparam \hps_memory_mem_dqs_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \hps_memory_mem_dqs_n[4]~input (
	.i(hps_memory_mem_dqs_n[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_memory_mem_dqs_n[4]~input_o ));
// synopsys translate_off
defparam \hps_memory_mem_dqs_n[4]~input .bus_hold = "false";
defparam \hps_memory_mem_dqs_n[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
