INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/Debugger.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Debugger'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ProgramCounter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RegFile_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Forwarder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Execution_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_RAMAddressControl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_ImmediateManipula_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpDestinationSe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_WriteSelector_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_WriteBack_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_IROM_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RAM_Placeholder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_FLAG_PACKER_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_TX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Debugger_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ClockDisabler_0_0/sim/main_ClockDisabler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ClockDisabler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_wrapper'
