git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674597262
git clone --depth 1 --no-tags https://github.com/PumkTbt/FSM_detection_bin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675202289
git clone --depth 1 --no-tags https://github.com/AakashR13/Y86-ISA-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676137935
git clone --depth 1 --no-tags https://github.com/yogggoy/gmii_mac_filter_loopback.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676068023
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/Pattern_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672070011
git clone --depth 1 --no-tags https://github.com/00853029/IC_Contest_108_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672202845
git clone --depth 1 --no-tags https://github.com/KMORaza/Digital_Logic_Design_ECE1003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674760306
git clone --depth 1 --no-tags https://github.com/marmikbhatt/Caravel_Pro_Max.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675205267
git clone --depth 1 --no-tags https://github.com/sifferman/tt_asic_screensaver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677652119
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/floating_point_addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673592402
git clone --depth 1 --no-tags https://github.com/slwang00/IC_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675451665
git clone --depth 1 --no-tags https://github.com/viniguim4/Inter-Integrated-Circuit-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675838298
git clone --depth 1 --no-tags https://github.com/shreyastelkar/Similar-to-Geometry-Dash-Platform-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677562485
git clone --depth 1 --no-tags https://github.com/nand2mario/usb_hid_host.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684682042
git clone --depth 1 --no-tags https://github.com/HIT-MaRiver-mips/cpucore-mariver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681673169
git clone --depth 1 --no-tags https://github.com/fayizferosh/yosys-tcl-ui-report.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682172722
git clone --depth 1 --no-tags https://github.com/agg23/fpga-compositevideo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678580348
git clone --depth 1 --no-tags https://github.com/ChinnuReddySeelam/100DaysRTL_Part1_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683784709
git clone --depth 1 --no-tags https://github.com/EECS-151/asic_labs_fa23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682903474
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/AI_by_AI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680195574
git clone --depth 1 --no-tags https://github.com/fm4dd/gatemate-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680668276
git clone --depth 1 --no-tags https://github.com/hsieh672/SNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681984679
git clone --depth 1 --no-tags https://github.com/masc-ucsc/MASC-AI-Synthesized-Cryptoprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679114456
git clone --depth 1 --no-tags https://github.com/sequencer/riscv-cosim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678056615
git clone --depth 1 --no-tags https://github.com/shailja-thakur/AutoChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678495903
git clone --depth 1 --no-tags https://github.com/MarcioDzn/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683804391
git clone --depth 1 --no-tags https://github.com/jwangtobeno1/mymemc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684111800
git clone --depth 1 --no-tags https://github.com/shalan/MS_QSPI_XIP_CACHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679718764
git clone --depth 1 --no-tags https://github.com/NOP-Processor/NOP-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681259131
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/FPGA_Based_64points_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682949876
git clone --depth 1 --no-tags https://github.com/AryanBastani/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679654444
git clone --depth 1 --no-tags https://github.com/MasterPu2020/IC-design-general.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683500558
git clone --depth 1 --no-tags https://github.com/OuDret/OnlyNandYosysSynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683021897
git clone --depth 1 --no-tags https://github.com/WingsySgen/CPU-Based-on-TangNano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683620900
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/RV32I_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683805768
git clone --depth 1 --no-tags https://github.com/messerliang/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680420460
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679469727
git clone --depth 1 --no-tags https://github.com/wasinsangdam/Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682705798
git clone --depth 1 --no-tags https://github.com/yagnavivek/PES_ASIC_CLASS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678698243
git clone --depth 1 --no-tags https://github.com/Ovalelephant35/Logisim-Verilog-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682881882
git clone --depth 1 --no-tags https://github.com/douglasojesus/interface-entrada-saida.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681305378
git clone --depth 1 --no-tags https://github.com/KKIDOL/uvm_for_ahb_sramc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679327584
git clone --depth 1 --no-tags https://github.com/tommythorn/NCL-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680690354
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/Vedic_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680941560
git clone --depth 1 --no-tags https://github.com/TAlmeida003/PBL-Sistemas-Digitais-Interface-de-Entrada-e-Saida.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681271544
git clone --depth 1 --no-tags https://github.com/kakafariaZ/DigitalSensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680152008
git clone --depth 1 --no-tags https://github.com/DopeBiscuit/IEEE-Digital-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683606124
git clone --depth 1 --no-tags https://github.com/Drashti268/APB-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680409916
git clone --depth 1 --no-tags https://github.com/Biggestapple/risc-v-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679150887
git clone --depth 1 --no-tags https://github.com/Linkyed/Circuitos-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679885346
git clone --depth 1 --no-tags https://github.com/ParsaHaghighatgoo/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681082491
git clone --depth 1 --no-tags https://github.com/suraj1singh2460/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681480677
git clone --depth 1 --no-tags https://github.com/shalan/MS_DMAC_AHBL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683002758
git clone --depth 1 --no-tags https://github.com/SailajaPeddakotla/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683775781
git clone --depth 1 --no-tags https://github.com/kyrov/Hardware_Synthesis_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679373412
git clone --depth 1 --no-tags https://github.com/KushagraYADAV/Wallace-tree-and-Dadda-multiplier-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682090980
git clone --depth 1 --no-tags https://github.com/wyvernSemi/firfilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679248342
git clone --depth 1 --no-tags https://github.com/LainChip/complex_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679067705
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/AMBA-BUS-PROTOCOL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678066581
git clone --depth 1 --no-tags https://github.com/JamesTimothyMeech/FPGA-Ignite-LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680936246
git clone --depth 1 --no-tags https://github.com/Kanishk-K-U/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678925355
git clone --depth 1 --no-tags https://github.com/Rafael-Espinosa-Bramasco/HA-FA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681882072
git clone --depth 1 --no-tags https://github.com/fortify-iq/fiq-openaes-128e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679719719
git clone --depth 1 --no-tags https://github.com/jorodriguez312/Lab1Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684796792
git clone --depth 1 --no-tags https://github.com/Hrishikesh-S-Nair/AHB-to-APB_Bridge-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678159946
git clone --depth 1 --no-tags https://github.com/mhamdy2712/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679009834
git clone --depth 1 --no-tags https://github.com/Shahiraosama/Clock_Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681619077
git clone --depth 1 --no-tags https://github.com/SantaCRC/tamagotchi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682674523
git clone --depth 1 --no-tags https://github.com/MichaelBell/pico-ice-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678975936
git clone --depth 1 --no-tags https://github.com/KakaoSoup/EEE4610.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678269040
git clone --depth 1 --no-tags https://github.com/mleticiamn/Final_CPU_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678195994
git clone --depth 1 --no-tags https://github.com/Shant1R/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680812995
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/N_BIT_GENERAL_PURPOSE_INTEGER_PROCESSOR_RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681264493
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/Single-Cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680111196
git clone --depth 1 --no-tags https://github.com/adarsh-a11/phase_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682404615
git clone --depth 1 --no-tags https://github.com/BhAvYa010/Single-cycle-datapath-riscv-minimips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678009840
git clone --depth 1 --no-tags https://github.com/Ali-Mokhtar02/SPI-Slave-connected-to-RAM-Verilog-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684558109
git clone --depth 1 --no-tags https://github.com/Cyberyzy/Verilog-16bit-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683692983
git clone --depth 1 --no-tags https://github.com/yikoulian2001/pcie_adapter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680527849
git clone --depth 1 --no-tags https://github.com/Herculoxz/DSP-ON-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679830787
git clone --depth 1 --no-tags https://github.com/suraijmuhammed/intel-unnati.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679840025
git clone --depth 1 --no-tags https://github.com/Sourav365/CORDIC_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680189983
git clone --depth 1 --no-tags https://github.com/Icarus131/iverilog-programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679623971
git clone --depth 1 --no-tags https://github.com/zyadahmed24/SPI_Slave_TX-RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684359085
git clone --depth 1 --no-tags https://github.com/mishraharsu/washing-machine-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682670826
git clone --depth 1 --no-tags https://github.com/Kashyap682/Memory-Module-Layered-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678231452
git clone --depth 1 --no-tags https://github.com/efabless/EF_GPIO8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684017510
git clone --depth 1 --no-tags https://github.com/nezhajun/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677905239
git clone --depth 1 --no-tags https://github.com/Sai-Sahith/matrixmultiplication_using_DA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683466585
git clone --depth 1 --no-tags https://github.com/themperek/ORConf23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682459522
git clone --depth 1 --no-tags https://github.com/bun137/iVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682667678
git clone --depth 1 --no-tags https://github.com/cangtianhuang/BIT-pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682025315
