// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "Vtestbench__Syms.h"


VL_ATTR_COLD void Vtestbench___024root__trace_full_sub_5(Vtestbench___024root* vlSelf, VerilatedFst::Buffer* bufp) {
    if (false && vlSelf) {}  // Prevent unused
    Vtestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestbench___024root__trace_full_sub_5\n"); );
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode);
    VlWide<3>/*95:0*/ __Vtemp_h899fd93d__0;
    VlWide<3>/*95:0*/ __Vtemp_hbfb95f8a__0;
    VlWide<3>/*95:0*/ __Vtemp_h10a84709__0;
    VlWide<3>/*95:0*/ __Vtemp_he18eece3__0;
    VlWide<3>/*95:0*/ __Vtemp_hcedd4f22__0;
    VlWide<3>/*95:0*/ __Vtemp_h93b7d809__0;
    VlWide<3>/*95:0*/ __Vtemp_ha5deacdb__0;
    VlWide<3>/*95:0*/ __Vtemp_hd99afbd1__0;
    VlWide<3>/*95:0*/ __Vtemp_h490e4998__0;
    VlWide<3>/*95:0*/ __Vtemp_h6719318e__0;
    VlWide<3>/*95:0*/ __Vtemp_h61a2f289__0;
    VlWide<3>/*95:0*/ __Vtemp_hb27174ec__0;
    VlWide<3>/*95:0*/ __Vtemp_h72238300__0;
    VlWide<3>/*95:0*/ __Vtemp_h2264ed6e__0;
    VlWide<3>/*95:0*/ __Vtemp_h010c5c97__0;
    VlWide<3>/*95:0*/ __Vtemp_h8a3b2f52__0;
    VlWide<3>/*95:0*/ __Vtemp_he0224415__0;
    // Body
    bufp->fullQData(oldp+22415,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0xdU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0xcU])))),64);
    bufp->fullQData(oldp+22417,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0xfU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0xeU])))),64);
    bufp->fullQData(oldp+22419,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x11U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x10U])))),64);
    bufp->fullQData(oldp+22421,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x13U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x12U])))),64);
    bufp->fullQData(oldp+22423,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x15U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x14U])))),64);
    bufp->fullQData(oldp+22425,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x17U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x16U])))),64);
    bufp->fullQData(oldp+22427,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x19U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x18U])))),64);
    bufp->fullQData(oldp+22429,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x1bU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x1aU])))),64);
    bufp->fullQData(oldp+22431,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x1dU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x1cU])))),64);
    bufp->fullQData(oldp+22433,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x1fU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x1eU])))),64);
    bufp->fullQData(oldp+22435,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x21U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x20U])))),64);
    bufp->fullQData(oldp+22437,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x23U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x22U])))),64);
    bufp->fullQData(oldp+22439,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x25U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x24U])))),64);
    bufp->fullQData(oldp+22441,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x27U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x26U])))),64);
    bufp->fullQData(oldp+22443,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x29U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x28U])))),64);
    bufp->fullQData(oldp+22445,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x2bU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x2aU])))),64);
    bufp->fullQData(oldp+22447,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x2dU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x2cU])))),64);
    bufp->fullQData(oldp+22449,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x2fU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x2eU])))),64);
    bufp->fullQData(oldp+22451,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x31U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x30U])))),64);
    bufp->fullQData(oldp+22453,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x33U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x32U])))),64);
    bufp->fullQData(oldp+22455,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x35U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x34U])))),64);
    bufp->fullQData(oldp+22457,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x37U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x36U])))),64);
    bufp->fullQData(oldp+22459,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x39U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x38U])))),64);
    bufp->fullQData(oldp+22461,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x3bU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x3aU])))),64);
    bufp->fullQData(oldp+22463,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x3dU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x3cU])))),64);
    bufp->fullQData(oldp+22465,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x3fU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__ird_data_r[0x3eU])))),64);
    bufp->fullCData(oldp+22467,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                       >> 1U))),3);
    bufp->fullBit(oldp+22468,((1U & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U])));
    bufp->fullSData(oldp+22469,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                 >> 0x14U)),12);
    bufp->fullQData(oldp+22470,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0U]))))),52);
    bufp->fullCData(oldp+22472,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                       >> 5U))),3);
    bufp->fullBit(oldp+22473,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                     >> 4U))));
    bufp->fullSData(oldp+22474,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            << 8U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                              >> 0x18U)))),12);
    bufp->fullQData(oldp+22475,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U])) 
                                     << 0x1cU) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U])) 
                                                  >> 4U)))),52);
    bufp->fullCData(oldp+22477,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                       >> 9U))),3);
    bufp->fullBit(oldp+22478,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                     >> 8U))));
    bufp->fullSData(oldp+22479,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            << 4U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                              >> 0x1cU)))),12);
    bufp->fullQData(oldp+22480,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U])) 
                                     << 0x18U) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U])) 
                                                  >> 8U)))),52);
    bufp->fullCData(oldp+22482,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                       >> 0xdU))),3);
    bufp->fullBit(oldp+22483,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                     >> 0xcU))));
    bufp->fullSData(oldp+22484,((0xfffU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U])),12);
    bufp->fullQData(oldp+22485,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[7U])) 
                                     << 0x14U) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U])) 
                                                  >> 0xcU)))),52);
    bufp->fullCData(oldp+22487,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                       >> 0x11U))),3);
    bufp->fullBit(oldp+22488,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                     >> 0x10U))));
    bufp->fullSData(oldp+22489,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                           >> 4U))),12);
    bufp->fullQData(oldp+22490,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU])) 
                                     << 0x30U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[9U])) 
                                                   << 0x10U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U])) 
                                                     >> 0x10U))))),52);
    bufp->fullCData(oldp+22492,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                       >> 0x15U))),3);
    bufp->fullBit(oldp+22493,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                     >> 0x14U))));
    bufp->fullSData(oldp+22494,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                           >> 8U))),12);
    bufp->fullQData(oldp+22495,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU])) 
                                     << 0x2cU) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xbU])) 
                                                   << 0xcU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU])) 
                                                     >> 0x14U))))),52);
    bufp->fullCData(oldp+22497,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                       >> 0x19U))),3);
    bufp->fullBit(oldp+22498,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                     >> 0x18U))));
    bufp->fullSData(oldp+22499,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                           >> 0xcU))),12);
    bufp->fullQData(oldp+22500,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU])) 
                                     << 0x28U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xdU])) 
                                                   << 8U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU])) 
                                                     >> 0x18U))))),52);
    bufp->fullCData(oldp+22502,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                 >> 0x1dU)),3);
    bufp->fullBit(oldp+22503,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                     >> 0x1cU))));
    bufp->fullSData(oldp+22504,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                           >> 0x10U))),12);
    bufp->fullQData(oldp+22505,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U])) 
                                     << 0x24U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xfU])) 
                                                   << 4U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU])) 
                                                     >> 0x1cU))))),52);
    bufp->fullCData(oldp+22507,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                       >> 1U))),3);
    bufp->fullBit(oldp+22508,((1U & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U])));
    bufp->fullSData(oldp+22509,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                 >> 0x14U)),12);
    bufp->fullQData(oldp+22510,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x11U]))))),52);
    bufp->fullCData(oldp+22512,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                       >> 5U))),3);
    bufp->fullBit(oldp+22513,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                     >> 4U))));
    bufp->fullSData(oldp+22514,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                            << 8U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                              >> 0x18U)))),12);
    bufp->fullQData(oldp+22515,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U])) 
                                     << 0x1cU) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U])) 
                                                  >> 4U)))),52);
    bufp->fullCData(oldp+22517,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                       >> 9U))),3);
    bufp->fullBit(oldp+22518,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                     >> 8U))));
    bufp->fullSData(oldp+22519,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                            << 4U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                              >> 0x1cU)))),12);
    bufp->fullQData(oldp+22520,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U])) 
                                     << 0x18U) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U])) 
                                                  >> 8U)))),52);
    bufp->fullCData(oldp+22522,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                       >> 0xdU))),3);
    bufp->fullBit(oldp+22523,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                     >> 0xcU))));
    bufp->fullSData(oldp+22524,((0xfffU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U])),12);
    bufp->fullQData(oldp+22525,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x18U])) 
                                     << 0x14U) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U])) 
                                                  >> 0xcU)))),52);
    bufp->fullCData(oldp+22527,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                       >> 0x11U))),3);
    bufp->fullBit(oldp+22528,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                     >> 0x10U))));
    bufp->fullSData(oldp+22529,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                           >> 4U))),12);
    bufp->fullQData(oldp+22530,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU])) 
                                     << 0x30U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1aU])) 
                                                   << 0x10U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U])) 
                                                     >> 0x10U))))),52);
    bufp->fullCData(oldp+22532,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                       >> 0x15U))),3);
    bufp->fullBit(oldp+22533,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                     >> 0x14U))));
    bufp->fullSData(oldp+22534,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                           >> 8U))),12);
    bufp->fullQData(oldp+22535,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU])) 
                                     << 0x2cU) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1cU])) 
                                                   << 0xcU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU])) 
                                                     >> 0x14U))))),52);
    bufp->fullCData(oldp+22537,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                       >> 0x19U))),3);
    bufp->fullBit(oldp+22538,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                     >> 0x18U))));
    bufp->fullSData(oldp+22539,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                           >> 0xcU))),12);
    bufp->fullQData(oldp+22540,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU])) 
                                     << 0x28U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1eU])) 
                                                   << 8U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU])) 
                                                     >> 0x18U))))),52);
    bufp->fullCData(oldp+22542,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                 >> 0x1dU)),3);
    bufp->fullBit(oldp+22543,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                     >> 0x1cU))));
    bufp->fullSData(oldp+22544,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                           >> 0x10U))),12);
    bufp->fullQData(oldp+22545,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U])) 
                                     << 0x24U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x20U])) 
                                                   << 4U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU])) 
                                                     >> 0x1cU))))),52);
    bufp->fullCData(oldp+22547,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                       >> 1U))),3);
    bufp->fullBit(oldp+22548,((1U & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U])));
    bufp->fullSData(oldp+22549,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                 >> 0x14U)),12);
    bufp->fullQData(oldp+22550,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x22U]))))),52);
    bufp->fullCData(oldp+22552,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                       >> 5U))),3);
    bufp->fullBit(oldp+22553,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                     >> 4U))));
    bufp->fullSData(oldp+22554,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            << 8U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                              >> 0x18U)))),12);
    bufp->fullQData(oldp+22555,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U])) 
                                     << 0x1cU) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U])) 
                                                  >> 4U)))),52);
    bufp->fullCData(oldp+22557,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                       >> 9U))),3);
    bufp->fullBit(oldp+22558,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                     >> 8U))));
    bufp->fullSData(oldp+22559,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U] 
                                            << 4U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U] 
                                              >> 0x1cU)))),12);
    bufp->fullQData(oldp+22560,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x27U])) 
                                     << 0x18U) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U])) 
                                                  >> 8U)))),52);
    bufp->fullCData(oldp+22562,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                       >> 0xdU))),3);
    bufp->fullBit(oldp+22563,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU] 
                                     >> 0xcU))));
    bufp->fullSData(oldp+22564,((0xfffU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU])),12);
    bufp->fullQData(oldp+22565,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x29U])) 
                                     << 0x14U) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x28U])) 
                                                  >> 0xcU)))),52);
    bufp->fullCData(oldp+22567,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                       >> 0x11U))),3);
    bufp->fullBit(oldp+22568,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                     >> 0x10U))));
    bufp->fullSData(oldp+22569,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU] 
                                           >> 4U))),12);
    bufp->fullQData(oldp+22570,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU])) 
                                     << 0x30U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2bU])) 
                                                   << 0x10U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2aU])) 
                                                     >> 0x10U))))),52);
    bufp->fullCData(oldp+22572,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                       >> 0x15U))),3);
    bufp->fullBit(oldp+22573,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                     >> 0x14U))));
    bufp->fullSData(oldp+22574,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU] 
                                           >> 8U))),12);
    bufp->fullQData(oldp+22575,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU])) 
                                     << 0x2cU) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2dU])) 
                                                   << 0xcU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2cU])) 
                                                     >> 0x14U))))),52);
    bufp->fullCData(oldp+22577,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                       >> 0x19U))),3);
    bufp->fullBit(oldp+22578,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                     >> 0x18U))));
    bufp->fullSData(oldp+22579,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U] 
                                           >> 0xcU))),12);
    bufp->fullQData(oldp+22580,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U])) 
                                     << 0x28U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2fU])) 
                                                   << 8U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x2eU])) 
                                                     >> 0x18U))))),52);
    bufp->fullCData(oldp+22582,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                 >> 0x1dU)),3);
    bufp->fullBit(oldp+22583,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                     >> 0x1cU))));
    bufp->fullSData(oldp+22584,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U] 
                                           >> 0x10U))),12);
    bufp->fullQData(oldp+22585,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x32U])) 
                                     << 0x24U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x31U])) 
                                                   << 4U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x30U])) 
                                                     >> 0x1cU))))),52);
    bufp->fullCData(oldp+22587,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U] 
                                       >> 1U))),3);
    bufp->fullBit(oldp+22588,((1U & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U])));
    bufp->fullSData(oldp+22589,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U] 
                                 >> 0x14U)),12);
    bufp->fullQData(oldp+22590,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x34U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x33U]))))),52);
    bufp->fullCData(oldp+22592,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                       >> 5U))),3);
    bufp->fullBit(oldp+22593,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                     >> 4U))));
    bufp->fullSData(oldp+22594,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U] 
                                            << 8U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U] 
                                              >> 0x18U)))),12);
    bufp->fullQData(oldp+22595,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x36U])) 
                                     << 0x1cU) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x35U])) 
                                                  >> 4U)))),52);
    bufp->fullCData(oldp+22597,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                       >> 9U))),3);
    bufp->fullBit(oldp+22598,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                     >> 8U))));
    bufp->fullSData(oldp+22599,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U] 
                                            << 4U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U] 
                                              >> 0x1cU)))),12);
    bufp->fullQData(oldp+22600,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x38U])) 
                                     << 0x18U) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x37U])) 
                                                  >> 8U)))),52);
    bufp->fullCData(oldp+22602,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3bU] 
                                       >> 0xdU))),3);
    bufp->fullBit(oldp+22603,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3bU] 
                                     >> 0xcU))));
    bufp->fullSData(oldp+22604,((0xfffU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3bU])),12);
    bufp->fullQData(oldp+22605,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3aU])) 
                                     << 0x14U) | ((QData)((IData)(
                                                                  vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x39U])) 
                                                  >> 0xcU)))),52);
    bufp->fullCData(oldp+22607,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3dU] 
                                       >> 0x11U))),3);
    bufp->fullBit(oldp+22608,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3dU] 
                                     >> 0x10U))));
    bufp->fullSData(oldp+22609,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3dU] 
                                           >> 4U))),12);
    bufp->fullQData(oldp+22610,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3dU])) 
                                     << 0x30U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3cU])) 
                                                   << 0x10U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3bU])) 
                                                     >> 0x10U))))),52);
    bufp->fullCData(oldp+22612,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3fU] 
                                       >> 0x15U))),3);
    bufp->fullBit(oldp+22613,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3fU] 
                                     >> 0x14U))));
    bufp->fullSData(oldp+22614,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3fU] 
                                           >> 8U))),12);
    bufp->fullQData(oldp+22615,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3fU])) 
                                     << 0x2cU) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3eU])) 
                                                   << 0xcU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3dU])) 
                                                     >> 0x14U))))),52);
    bufp->fullCData(oldp+22617,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x41U] 
                                       >> 0x19U))),3);
    bufp->fullBit(oldp+22618,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x41U] 
                                     >> 0x18U))));
    bufp->fullSData(oldp+22619,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x41U] 
                                           >> 0xcU))),12);
    bufp->fullQData(oldp+22620,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x41U])) 
                                     << 0x28U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x40U])) 
                                                   << 8U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x3fU])) 
                                                     >> 0x18U))))),52);
    bufp->fullCData(oldp+22622,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x43U] 
                                 >> 0x1dU)),3);
    bufp->fullBit(oldp+22623,((1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x43U] 
                                     >> 0x1cU))));
    bufp->fullSData(oldp+22624,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x43U] 
                                           >> 0x10U))),12);
    bufp->fullQData(oldp+22625,((0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x43U])) 
                                     << 0x24U) | (((QData)((IData)(
                                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x42U])) 
                                                   << 4U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x41U])) 
                                                     >> 0x1cU))))),52);
    bufp->fullQData(oldp+22627,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0U])))),64);
    bufp->fullQData(oldp+22629,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[3U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[2U])))),64);
    bufp->fullQData(oldp+22631,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[5U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[4U])))),64);
    bufp->fullQData(oldp+22633,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[7U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[6U])))),64);
    bufp->fullQData(oldp+22635,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[9U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[8U])))),64);
    bufp->fullQData(oldp+22637,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0xbU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0xaU])))),64);
    bufp->fullQData(oldp+22639,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0xdU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0xcU])))),64);
    bufp->fullQData(oldp+22641,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0xfU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0xeU])))),64);
    bufp->fullQData(oldp+22643,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x11U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x10U])))),64);
    bufp->fullQData(oldp+22645,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x13U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x12U])))),64);
    bufp->fullQData(oldp+22647,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x15U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x14U])))),64);
    bufp->fullQData(oldp+22649,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x17U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x16U])))),64);
    bufp->fullQData(oldp+22651,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x19U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x18U])))),64);
    bufp->fullQData(oldp+22653,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x1bU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x1aU])))),64);
    bufp->fullQData(oldp+22655,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x1dU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x1cU])))),64);
    bufp->fullQData(oldp+22657,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x1fU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x1eU])))),64);
    bufp->fullQData(oldp+22659,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x21U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x20U])))),64);
    bufp->fullQData(oldp+22661,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x23U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x22U])))),64);
    bufp->fullQData(oldp+22663,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x25U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x24U])))),64);
    bufp->fullQData(oldp+22665,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x27U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x26U])))),64);
    bufp->fullQData(oldp+22667,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x29U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x28U])))),64);
    bufp->fullQData(oldp+22669,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x2bU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x2aU])))),64);
    bufp->fullQData(oldp+22671,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x2dU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x2cU])))),64);
    bufp->fullQData(oldp+22673,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x2fU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x2eU])))),64);
    bufp->fullQData(oldp+22675,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x31U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x30U])))),64);
    bufp->fullQData(oldp+22677,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x33U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x32U])))),64);
    bufp->fullQData(oldp+22679,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x35U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x34U])))),64);
    bufp->fullQData(oldp+22681,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x37U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x36U])))),64);
    bufp->fullQData(oldp+22683,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x39U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x38U])))),64);
    bufp->fullQData(oldp+22685,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x3bU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x3aU])))),64);
    bufp->fullQData(oldp+22687,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x3dU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x3cU])))),64);
    bufp->fullQData(oldp+22689,((((QData)((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x3fU])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_raw_li[0x3eU])))),64);
    bufp->fullBit(oldp+22691,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT____Vcellinp__commit_fifo__r_deq_i));
    bufp->fullWData(oldp+22692,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__commit_fifo__DOT__r_data_o_tmp),205);
    bufp->fullSData(oldp+22699,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__commit_fifo__DOT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22700,((0xffU & (IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__commit_fifo__DOT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22701,((7U & ((IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__commit_fifo__DOT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullBit(oldp+22702,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__deallocate));
    bufp->fullBit(oldp+22703,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__deallocate));
    bufp->fullBit(oldp+22704,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__deallocate));
    bufp->fullBit(oldp+22705,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__deallocate));
    bufp->fullBit(oldp+22706,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__deallocate));
    bufp->fullBit(oldp+22707,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__deallocate));
    bufp->fullBit(oldp+22708,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__deallocate));
    bufp->fullBit(oldp+22709,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__deallocate));
    bufp->fullBit(oldp+22710,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__deallocate));
    bufp->fullBit(oldp+22711,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__deallocate));
    bufp->fullBit(oldp+22712,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__deallocate));
    bufp->fullBit(oldp+22713,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__deallocate));
    bufp->fullBit(oldp+22714,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__deallocate));
    bufp->fullBit(oldp+22715,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__deallocate));
    bufp->fullBit(oldp+22716,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__deallocate));
    bufp->fullBit(oldp+22717,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__deallocate));
    bufp->fullBit(oldp+22718,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__deallocate));
    bufp->fullBit(oldp+22719,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__deallocate));
    bufp->fullBit(oldp+22720,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__deallocate));
    bufp->fullBit(oldp+22721,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__27__KET____DOT__deallocate));
    bufp->fullBit(oldp+22722,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__28__KET____DOT__deallocate));
    bufp->fullBit(oldp+22723,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__29__KET____DOT__deallocate));
    bufp->fullBit(oldp+22724,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__deallocate));
    bufp->fullBit(oldp+22725,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__30__KET____DOT__deallocate));
    bufp->fullBit(oldp+22726,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__31__KET____DOT__deallocate));
    bufp->fullBit(oldp+22727,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__deallocate));
    bufp->fullBit(oldp+22728,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__deallocate));
    bufp->fullBit(oldp+22729,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__deallocate));
    bufp->fullBit(oldp+22730,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__deallocate));
    bufp->fullBit(oldp+22731,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__deallocate));
    bufp->fullBit(oldp+22732,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__deallocate));
    bufp->fullBit(oldp+22733,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__deallocate));
    bufp->fullBit(oldp+22734,((IData)(((0x800U == (0x1800U 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__commit_fifo__DOT__r_data_o_tmp[6U])) 
                                       & (IData)(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__commit_fifo_yumi_li)))));
    bufp->fullBit(oldp+22735,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__0__KET____DOT__deallocate));
    bufp->fullBit(oldp+22736,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__10__KET____DOT__deallocate));
    bufp->fullBit(oldp+22737,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__11__KET____DOT__deallocate));
    bufp->fullBit(oldp+22738,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__12__KET____DOT__deallocate));
    bufp->fullBit(oldp+22739,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__13__KET____DOT__deallocate));
    bufp->fullBit(oldp+22740,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__14__KET____DOT__deallocate));
    bufp->fullBit(oldp+22741,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__15__KET____DOT__deallocate));
    bufp->fullBit(oldp+22742,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__16__KET____DOT__deallocate));
    bufp->fullBit(oldp+22743,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__17__KET____DOT__deallocate));
    bufp->fullBit(oldp+22744,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__18__KET____DOT__deallocate));
    bufp->fullBit(oldp+22745,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__19__KET____DOT__deallocate));
    bufp->fullBit(oldp+22746,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__1__KET____DOT__deallocate));
    bufp->fullBit(oldp+22747,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__20__KET____DOT__deallocate));
    bufp->fullBit(oldp+22748,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__21__KET____DOT__deallocate));
    bufp->fullBit(oldp+22749,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__22__KET____DOT__deallocate));
    bufp->fullBit(oldp+22750,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__23__KET____DOT__deallocate));
    bufp->fullBit(oldp+22751,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__24__KET____DOT__deallocate));
    bufp->fullBit(oldp+22752,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__25__KET____DOT__deallocate));
    bufp->fullBit(oldp+22753,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__26__KET____DOT__deallocate));
    bufp->fullBit(oldp+22754,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__27__KET____DOT__deallocate));
    bufp->fullBit(oldp+22755,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__28__KET____DOT__deallocate));
    bufp->fullBit(oldp+22756,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__29__KET____DOT__deallocate));
    bufp->fullBit(oldp+22757,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__2__KET____DOT__deallocate));
    bufp->fullBit(oldp+22758,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__30__KET____DOT__deallocate));
    bufp->fullBit(oldp+22759,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__31__KET____DOT__deallocate));
    bufp->fullBit(oldp+22760,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__3__KET____DOT__deallocate));
    bufp->fullBit(oldp+22761,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__4__KET____DOT__deallocate));
    bufp->fullBit(oldp+22762,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__5__KET____DOT__deallocate));
    bufp->fullBit(oldp+22763,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__6__KET____DOT__deallocate));
    bufp->fullBit(oldp+22764,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__7__KET____DOT__deallocate));
    bufp->fullBit(oldp+22765,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__8__KET____DOT__deallocate));
    bufp->fullBit(oldp+22766,(vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__9__KET____DOT__deallocate));
    bufp->fullSData(oldp+22767,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__0__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22768,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__0__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22769,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__0__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22770,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__1__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22771,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__1__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22772,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__1__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22773,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__2__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22774,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__2__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22775,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__2__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22776,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__3__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22777,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__3__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22778,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__3__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22779,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__4__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22780,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__4__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22781,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__4__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22782,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__5__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22783,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__5__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22784,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__5__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22785,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__6__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22786,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__6__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22787,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__6__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22788,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__7__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22789,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__7__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22790,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__7__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22791,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__8__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22792,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__8__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22793,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__8__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22794,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__9__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22795,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__9__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22796,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__9__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22797,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__10__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22798,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__10__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22799,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__10__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22800,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__11__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22801,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__11__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22802,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__11__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22803,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__12__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22804,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__12__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22805,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__12__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22806,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__13__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22807,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__13__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22808,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__13__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22809,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__14__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22810,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__14__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22811,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__14__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22812,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__15__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22813,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__15__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22814,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__15__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22815,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__16__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22816,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__16__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22817,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__16__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22818,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__17__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22819,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__17__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22820,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__17__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22821,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__18__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22822,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__18__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22823,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__18__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22824,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__19__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22825,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__19__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22826,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__19__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22827,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__20__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22828,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__20__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22829,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__20__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22830,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__21__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22831,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__21__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22832,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__21__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22833,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__22__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22834,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__22__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22835,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__22__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22836,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__23__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22837,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__23__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22838,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__23__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22839,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__24__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22840,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__24__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22841,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__24__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22842,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__25__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22843,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__25__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22844,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__25__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22845,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__26__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22846,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__26__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22847,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__26__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22848,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__27__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22849,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__27__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22850,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__27__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22851,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__28__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22852,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__28__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22853,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__28__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22854,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__29__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22855,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__29__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22856,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__29__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22857,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__30__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22858,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__30__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22859,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__30__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22860,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__31__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22861,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__31__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22862,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__iwb__BRA__31__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22863,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22864,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22865,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22866,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22867,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22868,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22869,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22870,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22871,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22872,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22873,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22874,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22875,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22876,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22877,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22878,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22879,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22880,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22881,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22882,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22883,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22884,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22885,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22886,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22887,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22888,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22889,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22890,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22891,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22892,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22893,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22894,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22895,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22896,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22897,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22898,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22899,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22900,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22901,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22902,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22903,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22904,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22905,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22906,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22907,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22908,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22909,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22910,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22911,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22912,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22913,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22914,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22915,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22916,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22917,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22918,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22919,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__18__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22920,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22921,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22922,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__19__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22923,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22924,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22925,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__20__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22926,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22927,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22928,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__21__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22929,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22930,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22931,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__22__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22932,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22933,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22934,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__23__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22935,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22936,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22937,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__24__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22938,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22939,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22940,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__25__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22941,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22942,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22943,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__26__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22944,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__27__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22945,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__27__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22946,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__27__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22947,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__28__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22948,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__28__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22949,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__28__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22950,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__29__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22951,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__29__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22952,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__29__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22953,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__30__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22954,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__30__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22955,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__30__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    bufp->fullSData(oldp+22956,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__31__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n),11);
    bufp->fullCData(oldp+22957,((0xffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__31__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n))),8);
    bufp->fullCData(oldp+22958,((7U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__31__KET____DOT__ird_fifo.__PVT__bapg_rd__DOT__w_ptr_gray_n) 
                                       >> 8U))),3);
    __Vtemp_h899fd93d__0[0U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0U];
    __Vtemp_h899fd93d__0[1U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U];
    __Vtemp_h899fd93d__0[2U] = (0xfU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U]);
    bufp->fullWData(oldp+22959,(__Vtemp_h899fd93d__0),68);
    bufp->fullQData(oldp+22962,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                               >> 1U)))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U]))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                            >> 0x14U) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xe0000000U 
                                                                                == 
                                                                                (0xe0000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                               >> 0x14U))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
    bufp->fullBit(oldp+22964,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                >> 1U))) 
                                       | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                 >> 0x1dU)))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                                >> 0x14U))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                           >> 1U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                             >> 1U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
    bufp->fullBit(oldp+22965,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                >> 1U))) 
                                       | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                 >> 0x1dU)))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                                >> 0x14U))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                           >> 1U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                             >> 1U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
    bufp->fullBit(oldp+22966,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                >> 1U))) 
                                       | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                 >> 0x1dU)))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                                >> 0x14U))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                           >> 1U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                             >> 1U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
    bufp->fullBit(oldp+22967,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                >> 1U))) 
                                       | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                 >> 0x1dU)))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                                >> 0x14U))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                           >> 1U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                             >> 1U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
    bufp->fullBit(oldp+22968,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                              >> 1U))) 
                                | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                          >> 0x1dU)))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                                >> 0x14U))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                    >> 1U))) 
                                                               | (4U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                      >> 1U)))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
    bufp->fullBit(oldp+22969,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+22970,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+22971,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__Vcellout__round__out))),23);
    bufp->fullSData(oldp+22972,((0x1ffU & (((0U == 
                                             (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                              >> 0x1dU)) 
                                            | (6U <= 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                >> 0x1dU)))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                   >> 0x17U)) 
                                               | (0x3fU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                     >> 0x14U)))
                                            : ((IData)(0x100U) 
                                               + (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                  >> 0x14U))))),9);
    bufp->fullIData(oldp+22973,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                               << 3U) 
                                              | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0U] 
                                                 >> 0x1dU)))),23);
    bufp->fullBit(oldp+22974,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+22975,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+22976,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullSData(oldp+22977,((0x1ffU & ((IData)(0x100U) 
                                           + (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                              >> 0x14U)))),9);
    bufp->fullCData(oldp+22978,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                 >> 0x1dU)),3);
    bufp->fullBit(oldp+22979,(((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                       >> 0x1dU)) | 
                               (6U <= (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                       >> 0x1dU)))));
    bufp->fullBit(oldp+22980,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+22981,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
    bufp->fullBit(oldp+22982,((1U & ((0x3fffffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                     | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                            & (VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                        >> 2U)))));
    bufp->fullBit(oldp+22983,((1U & ((0x7ffffffeU & 
                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       << 1U)) | ((0x7fffffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                              & VL_GTES_III(32, 0U, 
                                                                            VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                                >> 0x14U))))), 8U))) 
                                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                            & (~ 
                                                               ((((~ 
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                    >> 1U)) 
                                                                  & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                     >> 0x18U)) 
                                                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                & ((((0U 
                                                                      == 
                                                                      (7U 
                                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                          >> 1U))) 
                                                                     | (4U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                            >> 1U)))) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                       >> 1U)) 
                                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                      & (0U 
                                                                         != 
                                                                         (3U 
                                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                                  | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                         & (VL_GTS_III(32, 0x6bU, 
                                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                                     >> 1U))))));
    bufp->fullBit(oldp+22984,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                        & (VL_GTS_III(32, 0x6bU, 
                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                           | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
    bufp->fullBit(oldp+22985,((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                      >> 0x1dU))));
    bufp->fullIData(oldp+22986,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                           >> 0x20U)) 
                                  << 0x1fU) | ((0x7f800000U 
                                                & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 0U
                                                      : 
                                                     ((IData)(1U) 
                                                      + 
                                                      ((0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))) 
                                                       - (IData)(0x82U)))) 
                                                    | (((IData)(
                                                                (0xe0000000ULL 
                                                                 == 
                                                                 (0xe0000000ULL 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                        ? 0xffU
                                                        : 0U)) 
                                                   << 0x17U)) 
                                               | (0x7fffffU 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                       >> 1U) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                      >> 0x17U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                       ? 0U
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
    bufp->fullQData(oldp+22987,((((QData)((IData)((1U 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U]))) 
                                  << 0x3fU) | (((QData)((IData)(
                                                                (0x7ffU 
                                                                 & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                      ? 0U
                                                                      : 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                        >> 0x14U) 
                                                                       - (IData)(0x402U)))) 
                                                                    | (((IData)(
                                                                                (0xe0000000U 
                                                                                == 
                                                                                (0xe0000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U]))) 
                                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                        ? 0x7ffU
                                                                        : 0U))))) 
                                                << 0x34U) 
                                               | (0xfffffffffffffULL 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((0x3fffffffffffffULL 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                          >> 1U)) 
                                                      >> 
                                                      (0x3fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                           >> 0x14U))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                       ? 0ULL
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
    __Vtemp_hbfb95f8a__0[0U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0U];
    __Vtemp_hbfb95f8a__0[1U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U];
    __Vtemp_hbfb95f8a__0[2U] = (1U & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U]);
    bufp->fullWData(oldp+22989,(__Vtemp_hbfb95f8a__0),65);
    bufp->fullBit(oldp+22992,((IData)((0xe0000000U 
                                       == (0xe0000000U 
                                           & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U])))));
    bufp->fullBit(oldp+22993,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
    bufp->fullBit(oldp+22994,((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                      >> 0x1dU))));
    bufp->fullSData(oldp+22995,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                 >> 0x14U)),13);
    bufp->fullQData(oldp+22996,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
    bufp->fullBit(oldp+22998,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+22999,((0x3fU & ((IData)(1U) 
                                          - (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                             >> 0x14U)))),6);
    bufp->fullSData(oldp+23000,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                 >> 0x14U) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xe0000000U 
                                                        == 
                                                        (0xe0000000U 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
    bufp->fullQData(oldp+23001,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                >> 0x14U))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
    bufp->fullBit(oldp+23003,((3U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                      >> 0x1eU))));
    bufp->fullQData(oldp+23004,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
    bufp->fullBit(oldp+23006,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
    bufp->fullBit(oldp+23007,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
    bufp->fullBit(oldp+23008,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
    bufp->fullBit(oldp+23009,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23010,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
    bufp->fullIData(oldp+23011,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
    bufp->fullBit(oldp+23012,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23013,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
    bufp->fullCData(oldp+23014,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
    bufp->fullIData(oldp+23015,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
    bufp->fullSData(oldp+23016,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23017,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullBit(oldp+23018,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
    bufp->fullQData(oldp+23019,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__Vcellout__round__out),33);
    bufp->fullCData(oldp+23021,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                                >> 0x14U))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                     >> 1U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                                       >> 1U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
    bufp->fullBit(oldp+23022,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
    bufp->fullQData(oldp+23023,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
    bufp->fullBit(oldp+23025,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23026,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                            >> 1U)))));
    bufp->fullBit(oldp+23027,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                            >> 1U)))));
    bufp->fullBit(oldp+23028,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                            >> 1U)))));
    bufp->fullBit(oldp+23029,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                            >> 1U)))));
    bufp->fullBit(oldp+23030,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                            >> 1U)))));
    bufp->fullBit(oldp+23031,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                            >> 1U)))));
    bufp->fullBit(oldp+23032,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
    bufp->fullBit(oldp+23033,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
    bufp->fullSData(oldp+23034,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                             >> 0x14U))))),14);
    bufp->fullIData(oldp+23035,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
    bufp->fullSData(oldp+23036,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
    bufp->fullIData(oldp+23037,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
    bufp->fullBit(oldp+23038,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
    bufp->fullBit(oldp+23039,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
    bufp->fullBit(oldp+23040,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                                >> 0x14U))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                >> 1U))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                    >> 1U)))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
    bufp->fullBit(oldp+23041,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
    bufp->fullBit(oldp+23042,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
    bufp->fullBit(oldp+23043,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
    bufp->fullBit(oldp+23044,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                                >> 0x14U))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                     >> 1U))) 
                                                | (4U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                       >> 1U)))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
    bufp->fullBit(oldp+23045,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
    bufp->fullBit(oldp+23046,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
    bufp->fullBit(oldp+23047,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
    bufp->fullBit(oldp+23048,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
    bufp->fullBit(oldp+23049,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
    bufp->fullBit(oldp+23050,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U]))));
    bufp->fullSData(oldp+23051,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                         >> 0x1dU)) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
    bufp->fullIData(oldp+23052,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                      >> 0x1dU)) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                        >> 0x1dU))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
    bufp->fullIData(oldp+23053,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
    bufp->fullIData(oldp+23054,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
    bufp->fullIData(oldp+23055,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
    bufp->fullBit(oldp+23056,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
    bufp->fullBit(oldp+23057,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
    bufp->fullBit(oldp+23058,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
    bufp->fullBit(oldp+23059,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                               >> 1U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                 >> 1U)))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
    bufp->fullIData(oldp+23060,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
    bufp->fullSData(oldp+23061,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                                                            >> 0x14U))))))),15);
    bufp->fullSData(oldp+23062,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
    bufp->fullBit(oldp+23063,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
    bufp->fullBit(oldp+23064,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
    bufp->fullBit(oldp+23065,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                               >> 1U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                                 >> 1U)))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
    bufp->fullBit(oldp+23066,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
    bufp->fullIData(oldp+23067,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__0__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
    bufp->fullBit(oldp+23068,((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[1U] 
                                      >> 0x1dU))));
    __Vtemp_h10a84709__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                 << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                              >> 4U));
    __Vtemp_h10a84709__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                 << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                              >> 4U));
    __Vtemp_h10a84709__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                        >> 4U));
    bufp->fullWData(oldp+23069,(__Vtemp_h10a84709__0),68);
    bufp->fullQData(oldp+23072,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                               >> 5U)))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                          >> 4U)))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((0xfffU 
                                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xeU 
                                                                                == 
                                                                                (0xeU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (0xfffU 
                                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                   << 8U) 
                                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                     >> 0x18U))))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
    bufp->fullBit(oldp+23074,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                >> 5U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                    >> 1U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                           >> 5U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                             >> 5U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
    bufp->fullBit(oldp+23075,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                >> 5U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                    >> 1U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                           >> 5U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                             >> 5U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23076,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                >> 5U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                    >> 1U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                           >> 5U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                             >> 5U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
    bufp->fullBit(oldp+23077,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                >> 5U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                    >> 1U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                           >> 5U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                             >> 5U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
    bufp->fullBit(oldp+23078,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                              >> 5U))) 
                                | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                >> 1U))))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                    >> 5U))) 
                                                               | (4U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                      >> 5U)))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
    bufp->fullBit(oldp+23079,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23080,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23081,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__Vcellout__round__out))),23);
    bufp->fullSData(oldp+23082,((0x1ffU & (((0U == 
                                             (7U & 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                               >> 1U))) 
                                            | (6U <= 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                   >> 1U))))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                   << 5U)) 
                                               | (0x3fU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                     >> 0x18U)))
                                            : ((IData)(0x100U) 
                                               + (0xfffU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                      << 8U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                        >> 0x18U))))))),9);
    bufp->fullIData(oldp+23083,((0x7fffffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                              >> 1U))),23);
    bufp->fullBit(oldp+23084,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23085,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23086,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullSData(oldp+23087,((0x1ffU & ((IData)(0x100U) 
                                           + (0xfffU 
                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                  << 8U) 
                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                    >> 0x18U)))))),9);
    bufp->fullCData(oldp+23088,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                       >> 1U))),3);
    bufp->fullBit(oldp+23089,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                             >> 1U))) 
                               | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                               >> 1U))))));
    bufp->fullBit(oldp+23090,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23091,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23092,((1U & ((0x3fffffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                     | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                            & (VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                        >> 2U)))));
    bufp->fullBit(oldp+23093,((1U & ((0x7ffffffeU & 
                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       << 1U)) | ((0x7fffffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                              & VL_GTES_III(32, 0U, 
                                                                            VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                            & (~ 
                                                               ((((~ 
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                    >> 1U)) 
                                                                  & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                     >> 0x18U)) 
                                                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                & ((((0U 
                                                                      == 
                                                                      (7U 
                                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                          >> 5U))) 
                                                                     | (4U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                            >> 5U)))) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                       >> 1U)) 
                                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                      & (0U 
                                                                         != 
                                                                         (3U 
                                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                                  | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                         & (VL_GTS_III(32, 0x6bU, 
                                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                                     >> 1U))))));
    bufp->fullBit(oldp+23094,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                        & (VL_GTS_III(32, 0x6bU, 
                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                           | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
    bufp->fullBit(oldp+23095,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 1U)))));
    bufp->fullIData(oldp+23096,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                           >> 0x20U)) 
                                  << 0x1fU) | ((0x7f800000U 
                                                & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 0U
                                                      : 
                                                     ((IData)(1U) 
                                                      + 
                                                      ((0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))) 
                                                       - (IData)(0x82U)))) 
                                                    | (((IData)(
                                                                (0xe0000000ULL 
                                                                 == 
                                                                 (0xe0000000ULL 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                        ? 0xffU
                                                        : 0U)) 
                                                   << 0x17U)) 
                                               | (0x7fffffU 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                       >> 1U) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                      >> 0x17U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                       ? 0U
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
    bufp->fullQData(oldp+23097,((((QData)((IData)((1U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                      >> 4U)))) 
                                  << 0x3fU) | (((QData)((IData)(
                                                                (0x7ffU 
                                                                 & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                      ? 0U
                                                                      : 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      ((0xfffU 
                                                                        & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                            << 8U) 
                                                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                              >> 0x18U))) 
                                                                       - (IData)(0x402U)))) 
                                                                    | (((IData)(
                                                                                (0xeU 
                                                                                == 
                                                                                (0xeU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U]))) 
                                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                        ? 0x7ffU
                                                                        : 0U))))) 
                                                << 0x34U) 
                                               | (0xfffffffffffffULL 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((0x3fffffffffffffULL 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                          >> 1U)) 
                                                      >> 
                                                      (0x3fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0xfffU 
                                                           & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                               << 8U) 
                                                              | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                 >> 0x18U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                       ? 0ULL
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
    __Vtemp_he18eece3__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                 << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[2U] 
                                              >> 4U));
    __Vtemp_he18eece3__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                 << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                              >> 4U));
    __Vtemp_he18eece3__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                      >> 4U));
    bufp->fullWData(oldp+23099,(__Vtemp_he18eece3__0),65);
    bufp->fullBit(oldp+23102,((IData)((0xeU == (0xeU 
                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U])))));
    bufp->fullBit(oldp+23103,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
    bufp->fullBit(oldp+23104,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 1U)))));
    bufp->fullSData(oldp+23105,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            << 8U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                              >> 0x18U)))),13);
    bufp->fullQData(oldp+23106,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
    bufp->fullBit(oldp+23108,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23109,((0x3fU & ((IData)(1U) 
                                          - (0xfffU 
                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                 << 8U) 
                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                   >> 0x18U)))))),6);
    bufp->fullSData(oldp+23110,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0xfffU 
                                                 & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                     << 8U) 
                                                    | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                       >> 0x18U))) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xeU 
                                                        == 
                                                        (0xeU 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
    bufp->fullQData(oldp+23111,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (0xfffU 
                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                    << 8U) 
                                                   | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                      >> 0x18U))))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
    bufp->fullBit(oldp+23113,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 2U)))));
    bufp->fullQData(oldp+23114,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
    bufp->fullBit(oldp+23116,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
    bufp->fullBit(oldp+23117,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
    bufp->fullBit(oldp+23118,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
    bufp->fullBit(oldp+23119,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23120,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
    bufp->fullIData(oldp+23121,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
    bufp->fullBit(oldp+23122,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23123,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
    bufp->fullCData(oldp+23124,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
    bufp->fullIData(oldp+23125,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
    bufp->fullSData(oldp+23126,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23127,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullBit(oldp+23128,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
    bufp->fullQData(oldp+23129,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__Vcellout__round__out),33);
    bufp->fullCData(oldp+23131,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                     >> 5U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                       >> 5U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
    bufp->fullBit(oldp+23132,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
    bufp->fullQData(oldp+23133,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
    bufp->fullBit(oldp+23135,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23136,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 5U)))));
    bufp->fullBit(oldp+23137,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 5U)))));
    bufp->fullBit(oldp+23138,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 5U)))));
    bufp->fullBit(oldp+23139,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 5U)))));
    bufp->fullBit(oldp+23140,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 5U)))));
    bufp->fullBit(oldp+23141,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 5U)))));
    bufp->fullBit(oldp+23142,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
    bufp->fullBit(oldp+23143,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
    bufp->fullSData(oldp+23144,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (0xfffU 
                                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                 << 8U) 
                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                   >> 0x18U))))))),14);
    bufp->fullIData(oldp+23145,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
    bufp->fullSData(oldp+23146,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
    bufp->fullIData(oldp+23147,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
    bufp->fullBit(oldp+23148,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
    bufp->fullBit(oldp+23149,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
    bufp->fullBit(oldp+23150,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                >> 5U))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                    >> 5U)))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
    bufp->fullBit(oldp+23151,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
    bufp->fullBit(oldp+23152,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
    bufp->fullBit(oldp+23153,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
    bufp->fullBit(oldp+23154,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                     >> 5U))) 
                                                | (4U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                       >> 5U)))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
    bufp->fullBit(oldp+23155,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
    bufp->fullBit(oldp+23156,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
    bufp->fullBit(oldp+23157,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
    bufp->fullBit(oldp+23158,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
    bufp->fullBit(oldp+23159,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
    bufp->fullBit(oldp+23160,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                        >> 4U)))));
    bufp->fullSData(oldp+23161,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                            >> 1U))) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
    bufp->fullIData(oldp+23162,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (7U 
                                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                         >> 1U))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (7U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                           >> 1U)))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
    bufp->fullIData(oldp+23163,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
    bufp->fullIData(oldp+23164,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
    bufp->fullIData(oldp+23165,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
    bufp->fullBit(oldp+23166,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
    bufp->fullBit(oldp+23167,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
    bufp->fullBit(oldp+23168,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
    bufp->fullBit(oldp+23169,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                               >> 5U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                 >> 5U)))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
    bufp->fullIData(oldp+23170,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
    bufp->fullSData(oldp+23171,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (0xfffU 
                                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                                                << 8U) 
                                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[3U] 
                                                                                >> 0x18U))))))))),15);
    bufp->fullSData(oldp+23172,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
    bufp->fullBit(oldp+23173,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
    bufp->fullBit(oldp+23174,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
    bufp->fullBit(oldp+23175,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                               >> 5U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                                 >> 5U)))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
    bufp->fullBit(oldp+23176,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
    bufp->fullIData(oldp+23177,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__1__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
    bufp->fullBit(oldp+23178,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                            >> 1U)))));
    __Vtemp_hcedd4f22__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                 << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                              >> 8U));
    __Vtemp_hcedd4f22__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                 << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                              >> 8U));
    __Vtemp_hcedd4f22__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                        >> 8U));
    bufp->fullWData(oldp+23179,(__Vtemp_hcedd4f22__0),68);
    bufp->fullQData(oldp+23182,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                               >> 9U)))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                          >> 8U)))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((0xfffU 
                                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xe0U 
                                                                                == 
                                                                                (0xe0U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (0xfffU 
                                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                   << 4U) 
                                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                     >> 0x1cU))))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
    bufp->fullBit(oldp+23184,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                >> 9U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                    >> 5U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                           >> 9U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                             >> 9U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
    bufp->fullBit(oldp+23185,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                >> 9U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                    >> 5U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                           >> 9U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                             >> 9U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23186,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                >> 9U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                    >> 5U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                           >> 9U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                             >> 9U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
    bufp->fullBit(oldp+23187,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                >> 9U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                    >> 5U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                           >> 9U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                             >> 9U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
    bufp->fullBit(oldp+23188,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                              >> 9U))) 
                                | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                >> 5U))))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                    >> 9U))) 
                                                               | (4U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                      >> 9U)))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
    bufp->fullBit(oldp+23189,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23190,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23191,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__Vcellout__round__out))),23);
    bufp->fullSData(oldp+23192,((0x1ffU & (((0U == 
                                             (7U & 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                               >> 5U))) 
                                            | (6U <= 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                   >> 5U))))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                   << 1U)) 
                                               | (0x3fU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                      << 4U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                        >> 0x1cU))))
                                            : ((IData)(0x100U) 
                                               + (0xfffU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                      << 4U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                        >> 0x1cU))))))),9);
    bufp->fullIData(oldp+23193,((0x7fffffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                              >> 5U))),23);
    bufp->fullBit(oldp+23194,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23195,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23196,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullSData(oldp+23197,((0x1ffU & ((IData)(0x100U) 
                                           + (0xfffU 
                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                  << 4U) 
                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                    >> 0x1cU)))))),9);
    bufp->fullCData(oldp+23198,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                       >> 5U))),3);
    bufp->fullBit(oldp+23199,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                             >> 5U))) 
                               | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                               >> 5U))))));
    bufp->fullBit(oldp+23200,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23201,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23202,((1U & ((0x3fffffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                     | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                            & (VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                        >> 2U)))));
    bufp->fullBit(oldp+23203,((1U & ((0x7ffffffeU & 
                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       << 1U)) | ((0x7fffffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                              & VL_GTES_III(32, 0U, 
                                                                            VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                            & (~ 
                                                               ((((~ 
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                    >> 1U)) 
                                                                  & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                     >> 0x18U)) 
                                                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                & ((((0U 
                                                                      == 
                                                                      (7U 
                                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                          >> 9U))) 
                                                                     | (4U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                            >> 9U)))) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                       >> 1U)) 
                                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                      & (0U 
                                                                         != 
                                                                         (3U 
                                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                                  | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                         & (VL_GTS_III(32, 0x6bU, 
                                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                                     >> 1U))))));
    bufp->fullBit(oldp+23204,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                        & (VL_GTS_III(32, 0x6bU, 
                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                           | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
    bufp->fullBit(oldp+23205,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 5U)))));
    bufp->fullIData(oldp+23206,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                           >> 0x20U)) 
                                  << 0x1fU) | ((0x7f800000U 
                                                & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 0U
                                                      : 
                                                     ((IData)(1U) 
                                                      + 
                                                      ((0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))) 
                                                       - (IData)(0x82U)))) 
                                                    | (((IData)(
                                                                (0xe0000000ULL 
                                                                 == 
                                                                 (0xe0000000ULL 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                        ? 0xffU
                                                        : 0U)) 
                                                   << 0x17U)) 
                                               | (0x7fffffU 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                       >> 1U) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                      >> 0x17U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                       ? 0U
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
    bufp->fullQData(oldp+23207,((((QData)((IData)((1U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                      >> 8U)))) 
                                  << 0x3fU) | (((QData)((IData)(
                                                                (0x7ffU 
                                                                 & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                      ? 0U
                                                                      : 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      ((0xfffU 
                                                                        & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                            << 4U) 
                                                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                              >> 0x1cU))) 
                                                                       - (IData)(0x402U)))) 
                                                                    | (((IData)(
                                                                                (0xe0U 
                                                                                == 
                                                                                (0xe0U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U]))) 
                                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                        ? 0x7ffU
                                                                        : 0U))))) 
                                                << 0x34U) 
                                               | (0xfffffffffffffULL 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((0x3fffffffffffffULL 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                          >> 1U)) 
                                                      >> 
                                                      (0x3fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0xfffU 
                                                           & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                               << 4U) 
                                                              | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                 >> 0x1cU))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                       ? 0ULL
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
    __Vtemp_h93b7d809__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                 << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[4U] 
                                              >> 8U));
    __Vtemp_h93b7d809__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                 << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                              >> 8U));
    __Vtemp_h93b7d809__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                      >> 8U));
    bufp->fullWData(oldp+23209,(__Vtemp_h93b7d809__0),65);
    bufp->fullBit(oldp+23212,((IData)((0xe0U == (0xe0U 
                                                 & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U])))));
    bufp->fullBit(oldp+23213,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
    bufp->fullBit(oldp+23214,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 5U)))));
    bufp->fullSData(oldp+23215,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            << 4U) 
                                           | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                              >> 0x1cU)))),13);
    bufp->fullQData(oldp+23216,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
    bufp->fullBit(oldp+23218,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23219,((0x3fU & ((IData)(1U) 
                                          - (0xfffU 
                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                 << 4U) 
                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                   >> 0x1cU)))))),6);
    bufp->fullSData(oldp+23220,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0xfffU 
                                                 & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                     << 4U) 
                                                    | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                       >> 0x1cU))) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xe0U 
                                                        == 
                                                        (0xe0U 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
    bufp->fullQData(oldp+23221,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (0xfffU 
                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                    << 4U) 
                                                   | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                      >> 0x1cU))))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
    bufp->fullBit(oldp+23223,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 6U)))));
    bufp->fullQData(oldp+23224,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
    bufp->fullBit(oldp+23226,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
    bufp->fullBit(oldp+23227,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
    bufp->fullBit(oldp+23228,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
    bufp->fullBit(oldp+23229,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23230,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
    bufp->fullIData(oldp+23231,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
    bufp->fullBit(oldp+23232,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23233,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
    bufp->fullCData(oldp+23234,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
    bufp->fullIData(oldp+23235,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
    bufp->fullSData(oldp+23236,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23237,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullBit(oldp+23238,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
    bufp->fullQData(oldp+23239,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__Vcellout__round__out),33);
    bufp->fullCData(oldp+23241,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                     >> 9U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                       >> 9U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
    bufp->fullBit(oldp+23242,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
    bufp->fullQData(oldp+23243,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
    bufp->fullBit(oldp+23245,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23246,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 9U)))));
    bufp->fullBit(oldp+23247,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 9U)))));
    bufp->fullBit(oldp+23248,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 9U)))));
    bufp->fullBit(oldp+23249,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 9U)))));
    bufp->fullBit(oldp+23250,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 9U)))));
    bufp->fullBit(oldp+23251,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 9U)))));
    bufp->fullBit(oldp+23252,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
    bufp->fullBit(oldp+23253,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
    bufp->fullSData(oldp+23254,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (0xfffU 
                                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                 << 4U) 
                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                   >> 0x1cU))))))),14);
    bufp->fullIData(oldp+23255,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
    bufp->fullSData(oldp+23256,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
    bufp->fullIData(oldp+23257,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
    bufp->fullBit(oldp+23258,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
    bufp->fullBit(oldp+23259,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
    bufp->fullBit(oldp+23260,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                >> 9U))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                    >> 9U)))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
    bufp->fullBit(oldp+23261,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
    bufp->fullBit(oldp+23262,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
    bufp->fullBit(oldp+23263,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
    bufp->fullBit(oldp+23264,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                     >> 9U))) 
                                                | (4U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                       >> 9U)))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
    bufp->fullBit(oldp+23265,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
    bufp->fullBit(oldp+23266,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
    bufp->fullBit(oldp+23267,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
    bufp->fullBit(oldp+23268,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
    bufp->fullBit(oldp+23269,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
    bufp->fullBit(oldp+23270,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                        >> 8U)))));
    bufp->fullSData(oldp+23271,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                            >> 5U))) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
    bufp->fullIData(oldp+23272,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (7U 
                                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                         >> 5U))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (7U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                           >> 5U)))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
    bufp->fullIData(oldp+23273,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
    bufp->fullIData(oldp+23274,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
    bufp->fullIData(oldp+23275,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
    bufp->fullBit(oldp+23276,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
    bufp->fullBit(oldp+23277,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
    bufp->fullBit(oldp+23278,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
    bufp->fullBit(oldp+23279,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                               >> 9U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                 >> 9U)))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
    bufp->fullIData(oldp+23280,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
    bufp->fullSData(oldp+23281,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (0xfffU 
                                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                                                << 4U) 
                                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[5U] 
                                                                                >> 0x1cU))))))))),15);
    bufp->fullSData(oldp+23282,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
    bufp->fullBit(oldp+23283,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
    bufp->fullBit(oldp+23284,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
    bufp->fullBit(oldp+23285,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                               >> 9U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                                 >> 9U)))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
    bufp->fullBit(oldp+23286,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
    bufp->fullIData(oldp+23287,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__2__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
    bufp->fullBit(oldp+23288,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                            >> 5U)))));
    __Vtemp_ha5deacdb__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[7U] 
                                 << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                              >> 0xcU));
    __Vtemp_ha5deacdb__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                 << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[7U] 
                                              >> 0xcU));
    __Vtemp_ha5deacdb__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                        >> 0xcU));
    bufp->fullWData(oldp+23289,(__Vtemp_ha5deacdb__0),68);
    bufp->fullQData(oldp+23292,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                               >> 0xdU)))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                          >> 0xcU)))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((0xfffU 
                                                                            & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xe00U 
                                                                                == 
                                                                                (0xe00U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (0xfffU 
                                                               & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
    bufp->fullBit(oldp+23294,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                >> 0xdU))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                    >> 9U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                           >> 0xdU))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                             >> 0xdU)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
    bufp->fullBit(oldp+23295,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                >> 0xdU))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                    >> 9U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                           >> 0xdU))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                             >> 0xdU)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23296,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                >> 0xdU))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                    >> 9U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                           >> 0xdU))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                             >> 0xdU)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
    bufp->fullBit(oldp+23297,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                >> 0xdU))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                    >> 9U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                           >> 0xdU))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                             >> 0xdU)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
    bufp->fullBit(oldp+23298,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                              >> 0xdU))) 
                                | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                >> 9U))))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                    >> 0xdU))) 
                                                               | (4U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                      >> 0xdU)))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
    bufp->fullBit(oldp+23299,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23300,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23301,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__Vcellout__round__out))),23);
    bufp->fullSData(oldp+23302,((0x1ffU & (((0U == 
                                             (7U & 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                               >> 9U))) 
                                            | (6U <= 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                   >> 9U))))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                   >> 3U)) 
                                               | (0x3fU 
                                                  & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))
                                            : ((IData)(0x100U) 
                                               + (0xfffU 
                                                  & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))),9);
    bufp->fullIData(oldp+23303,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[7U] 
                                 >> 9U)),23);
    bufp->fullBit(oldp+23304,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23305,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23306,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullSData(oldp+23307,((0x1ffU & ((IData)(0x100U) 
                                           + (0xfffU 
                                              & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U])))),9);
    bufp->fullCData(oldp+23308,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                       >> 9U))),3);
    bufp->fullBit(oldp+23309,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                             >> 9U))) 
                               | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                               >> 9U))))));
    bufp->fullBit(oldp+23310,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23311,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23312,((1U & ((0x3fffffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                     | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                            & (VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                        >> 2U)))));
    bufp->fullBit(oldp+23313,((1U & ((0x7ffffffeU & 
                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       << 1U)) | ((0x7fffffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                              & VL_GTES_III(32, 0U, 
                                                                            VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))), 8U))) 
                                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                            & (~ 
                                                               ((((~ 
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                    >> 1U)) 
                                                                  & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                     >> 0x18U)) 
                                                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                & ((((0U 
                                                                      == 
                                                                      (7U 
                                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                          >> 0xdU))) 
                                                                     | (4U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                            >> 0xdU)))) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                       >> 1U)) 
                                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                      & (0U 
                                                                         != 
                                                                         (3U 
                                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                                  | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                         & (VL_GTS_III(32, 0x6bU, 
                                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                                     >> 1U))))));
    bufp->fullBit(oldp+23314,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                        & (VL_GTS_III(32, 0x6bU, 
                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                           | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
    bufp->fullBit(oldp+23315,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 9U)))));
    bufp->fullIData(oldp+23316,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                           >> 0x20U)) 
                                  << 0x1fU) | ((0x7f800000U 
                                                & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 0U
                                                      : 
                                                     ((IData)(1U) 
                                                      + 
                                                      ((0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))) 
                                                       - (IData)(0x82U)))) 
                                                    | (((IData)(
                                                                (0xe0000000ULL 
                                                                 == 
                                                                 (0xe0000000ULL 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                        ? 0xffU
                                                        : 0U)) 
                                                   << 0x17U)) 
                                               | (0x7fffffU 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                       >> 1U) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                      >> 0x17U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                       ? 0U
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
    bufp->fullQData(oldp+23317,((((QData)((IData)((1U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                      >> 0xcU)))) 
                                  << 0x3fU) | (((QData)((IData)(
                                                                (0x7ffU 
                                                                 & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                      ? 0U
                                                                      : 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      ((0xfffU 
                                                                        & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]) 
                                                                       - (IData)(0x402U)))) 
                                                                    | (((IData)(
                                                                                (0xe00U 
                                                                                == 
                                                                                (0xe00U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))) 
                                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                        ? 0x7ffU
                                                                        : 0U))))) 
                                                << 0x34U) 
                                               | (0xfffffffffffffULL 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((0x3fffffffffffffULL 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                          >> 1U)) 
                                                      >> 
                                                      (0x3fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0xfffU 
                                                           & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                       ? 0ULL
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
    __Vtemp_hd99afbd1__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[7U] 
                                 << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[6U] 
                                              >> 0xcU));
    __Vtemp_hd99afbd1__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                 << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[7U] 
                                              >> 0xcU));
    __Vtemp_hd99afbd1__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                      >> 0xcU));
    bufp->fullWData(oldp+23319,(__Vtemp_hd99afbd1__0),65);
    bufp->fullBit(oldp+23322,((IData)((0xe00U == (0xe00U 
                                                  & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U])))));
    bufp->fullBit(oldp+23323,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
    bufp->fullBit(oldp+23324,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 9U)))));
    bufp->fullSData(oldp+23325,((0xfffU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U])),13);
    bufp->fullQData(oldp+23326,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
    bufp->fullBit(oldp+23328,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23329,((0x3fU & ((IData)(1U) 
                                          - (0xfffU 
                                             & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U])))),6);
    bufp->fullSData(oldp+23330,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0xfffU 
                                                 & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xe00U 
                                                        == 
                                                        (0xe00U 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
    bufp->fullQData(oldp+23331,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (0xfffU 
                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
    bufp->fullBit(oldp+23333,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 0xaU)))));
    bufp->fullQData(oldp+23334,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
    bufp->fullBit(oldp+23336,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
    bufp->fullBit(oldp+23337,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
    bufp->fullBit(oldp+23338,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
    bufp->fullBit(oldp+23339,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23340,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
    bufp->fullIData(oldp+23341,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
    bufp->fullBit(oldp+23342,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23343,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
    bufp->fullCData(oldp+23344,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
    bufp->fullIData(oldp+23345,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
    bufp->fullSData(oldp+23346,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23347,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullBit(oldp+23348,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
    bufp->fullQData(oldp+23349,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__Vcellout__round__out),33);
    bufp->fullCData(oldp+23351,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                     >> 0xdU))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                                       >> 0xdU)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
    bufp->fullBit(oldp+23352,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
    bufp->fullQData(oldp+23353,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
    bufp->fullBit(oldp+23355,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23356,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 0xdU)))));
    bufp->fullBit(oldp+23357,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 0xdU)))));
    bufp->fullBit(oldp+23358,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 0xdU)))));
    bufp->fullBit(oldp+23359,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 0xdU)))));
    bufp->fullBit(oldp+23360,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 0xdU)))));
    bufp->fullBit(oldp+23361,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 0xdU)))));
    bufp->fullBit(oldp+23362,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
    bufp->fullBit(oldp+23363,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
    bufp->fullSData(oldp+23364,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (0xfffU 
                                                             & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))),14);
    bufp->fullIData(oldp+23365,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
    bufp->fullSData(oldp+23366,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
    bufp->fullIData(oldp+23367,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
    bufp->fullBit(oldp+23368,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
    bufp->fullBit(oldp+23369,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
    bufp->fullBit(oldp+23370,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                >> 0xdU))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                    >> 0xdU)))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
    bufp->fullBit(oldp+23371,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
    bufp->fullBit(oldp+23372,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
    bufp->fullBit(oldp+23373,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
    bufp->fullBit(oldp+23374,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                     >> 0xdU))) 
                                                | (4U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                       >> 0xdU)))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
    bufp->fullBit(oldp+23375,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
    bufp->fullBit(oldp+23376,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
    bufp->fullBit(oldp+23377,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
    bufp->fullBit(oldp+23378,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
    bufp->fullBit(oldp+23379,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
    bufp->fullBit(oldp+23380,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                        >> 0xcU)))));
    bufp->fullSData(oldp+23381,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                            >> 9U))) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
    bufp->fullIData(oldp+23382,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (7U 
                                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                         >> 9U))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (7U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                           >> 9U)))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
    bufp->fullIData(oldp+23383,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
    bufp->fullIData(oldp+23384,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
    bufp->fullIData(oldp+23385,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
    bufp->fullBit(oldp+23386,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
    bufp->fullBit(oldp+23387,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
    bufp->fullBit(oldp+23388,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
    bufp->fullBit(oldp+23389,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                               >> 0xdU))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                 >> 0xdU)))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
    bufp->fullIData(oldp+23390,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
    bufp->fullSData(oldp+23391,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (0xfffU 
                                                                            & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U]))))))),15);
    bufp->fullSData(oldp+23392,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
    bufp->fullBit(oldp+23393,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
    bufp->fullBit(oldp+23394,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
    bufp->fullBit(oldp+23395,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                               >> 0xdU))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                                 >> 0xdU)))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
    bufp->fullBit(oldp+23396,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
    bufp->fullIData(oldp+23397,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__3__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
    bufp->fullBit(oldp+23398,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                            >> 9U)))));
    __Vtemp_h490e4998__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[9U] 
                                 << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                              >> 0x10U));
    __Vtemp_h490e4998__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                 << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[9U] 
                                              >> 0x10U));
    __Vtemp_h490e4998__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                        >> 0x10U));
    bufp->fullWData(oldp+23399,(__Vtemp_h490e4998__0),68);
    bufp->fullQData(oldp+23402,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                               >> 0x11U)))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                          >> 0x10U)))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((0xfffU 
                                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                               >> 4U)) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xe000U 
                                                                                == 
                                                                                (0xe000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (0xfffU 
                                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                  >> 4U)))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
    bufp->fullBit(oldp+23404,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                >> 0x11U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                    >> 0xdU))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                                >> 4U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                           >> 0x11U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                             >> 0x11U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
    bufp->fullBit(oldp+23405,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                >> 0x11U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                    >> 0xdU))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                                >> 4U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                           >> 0x11U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                             >> 0x11U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23406,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                >> 0x11U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                    >> 0xdU))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                                >> 4U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                           >> 0x11U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                             >> 0x11U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
    bufp->fullBit(oldp+23407,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                >> 0x11U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                    >> 0xdU))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                                >> 4U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                           >> 0x11U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                             >> 0x11U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
    bufp->fullBit(oldp+23408,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                              >> 0x11U))) 
                                | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                >> 0xdU))))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                                >> 4U)))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                    >> 0x11U))) 
                                                               | (4U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                      >> 0x11U)))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
    bufp->fullBit(oldp+23409,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23410,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23411,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__Vcellout__round__out))),23);
    bufp->fullSData(oldp+23412,((0x1ffU & (((0U == 
                                             (7U & 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                               >> 0xdU))) 
                                            | (6U <= 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                   >> 0xdU))))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                   >> 7U)) 
                                               | (0x3fU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                     >> 4U)))
                                            : ((IData)(0x100U) 
                                               + (0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                     >> 4U)))))),9);
    bufp->fullIData(oldp+23413,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                               << 0x13U) 
                                              | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[9U] 
                                                 >> 0xdU)))),23);
    bufp->fullBit(oldp+23414,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23415,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23416,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullSData(oldp+23417,((0x1ffU & ((IData)(0x100U) 
                                           + (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                 >> 4U))))),9);
    bufp->fullCData(oldp+23418,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                       >> 0xdU))),3);
    bufp->fullBit(oldp+23419,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                             >> 0xdU))) 
                               | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                               >> 0xdU))))));
    bufp->fullBit(oldp+23420,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23421,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23422,((1U & ((0x3fffffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                     | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                            & (VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                        >> 2U)))));
    bufp->fullBit(oldp+23423,((1U & ((0x7ffffffeU & 
                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       << 1U)) | ((0x7fffffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                              & VL_GTES_III(32, 0U, 
                                                                            VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                                >> 4U)))))), 8U))) 
                                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                            & (~ 
                                                               ((((~ 
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                    >> 1U)) 
                                                                  & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                     >> 0x18U)) 
                                                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                & ((((0U 
                                                                      == 
                                                                      (7U 
                                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                          >> 0x11U))) 
                                                                     | (4U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                            >> 0x11U)))) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                       >> 1U)) 
                                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                      & (0U 
                                                                         != 
                                                                         (3U 
                                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                                  | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                         & (VL_GTS_III(32, 0x6bU, 
                                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                                     >> 1U))))));
    bufp->fullBit(oldp+23424,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                        & (VL_GTS_III(32, 0x6bU, 
                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                           | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
    bufp->fullBit(oldp+23425,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0xdU)))));
    bufp->fullIData(oldp+23426,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                           >> 0x20U)) 
                                  << 0x1fU) | ((0x7f800000U 
                                                & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 0U
                                                      : 
                                                     ((IData)(1U) 
                                                      + 
                                                      ((0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))) 
                                                       - (IData)(0x82U)))) 
                                                    | (((IData)(
                                                                (0xe0000000ULL 
                                                                 == 
                                                                 (0xe0000000ULL 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                        ? 0xffU
                                                        : 0U)) 
                                                   << 0x17U)) 
                                               | (0x7fffffU 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                       >> 1U) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                      >> 0x17U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                       ? 0U
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
    bufp->fullQData(oldp+23427,((((QData)((IData)((1U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                      >> 0x10U)))) 
                                  << 0x3fU) | (((QData)((IData)(
                                                                (0x7ffU 
                                                                 & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                      ? 0U
                                                                      : 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      ((0xfffU 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                           >> 4U)) 
                                                                       - (IData)(0x402U)))) 
                                                                    | (((IData)(
                                                                                (0xe000U 
                                                                                == 
                                                                                (0xe000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU]))) 
                                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                        ? 0x7ffU
                                                                        : 0U))))) 
                                                << 0x34U) 
                                               | (0xfffffffffffffULL 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((0x3fffffffffffffULL 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                          >> 1U)) 
                                                      >> 
                                                      (0x3fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0xfffU 
                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                              >> 4U)))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                       ? 0ULL
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
    __Vtemp_h6719318e__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[9U] 
                                 << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[8U] 
                                              >> 0x10U));
    __Vtemp_h6719318e__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                 << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[9U] 
                                              >> 0x10U));
    __Vtemp_h6719318e__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                      >> 0x10U));
    bufp->fullWData(oldp+23429,(__Vtemp_h6719318e__0),65);
    bufp->fullBit(oldp+23432,((IData)((0xe000U == (0xe000U 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU])))));
    bufp->fullBit(oldp+23433,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
    bufp->fullBit(oldp+23434,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0xdU)))));
    bufp->fullSData(oldp+23435,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                           >> 4U))),13);
    bufp->fullQData(oldp+23436,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
    bufp->fullBit(oldp+23438,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23439,((0x3fU & ((IData)(1U) 
                                          - (0xfffU 
                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                >> 4U))))),6);
    bufp->fullSData(oldp+23440,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0xfffU 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                    >> 4U)) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xe000U 
                                                        == 
                                                        (0xe000U 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
    bufp->fullQData(oldp+23441,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (0xfffU 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                   >> 4U)))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
    bufp->fullBit(oldp+23443,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0xeU)))));
    bufp->fullQData(oldp+23444,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
    bufp->fullBit(oldp+23446,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
    bufp->fullBit(oldp+23447,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
    bufp->fullBit(oldp+23448,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
    bufp->fullBit(oldp+23449,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23450,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
    bufp->fullIData(oldp+23451,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
    bufp->fullBit(oldp+23452,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23453,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
    bufp->fullCData(oldp+23454,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
    bufp->fullIData(oldp+23455,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
    bufp->fullSData(oldp+23456,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23457,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullBit(oldp+23458,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
    bufp->fullQData(oldp+23459,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__Vcellout__round__out),33);
    bufp->fullCData(oldp+23461,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                                >> 4U)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                     >> 0x11U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                       >> 0x11U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
    bufp->fullBit(oldp+23462,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
    bufp->fullQData(oldp+23463,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
    bufp->fullBit(oldp+23465,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23466,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0x11U)))));
    bufp->fullBit(oldp+23467,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0x11U)))));
    bufp->fullBit(oldp+23468,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0x11U)))));
    bufp->fullBit(oldp+23469,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0x11U)))));
    bufp->fullBit(oldp+23470,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0x11U)))));
    bufp->fullBit(oldp+23471,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0x11U)))));
    bufp->fullBit(oldp+23472,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
    bufp->fullBit(oldp+23473,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
    bufp->fullSData(oldp+23474,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (0xfffU 
                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                >> 4U)))))),14);
    bufp->fullIData(oldp+23475,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
    bufp->fullSData(oldp+23476,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
    bufp->fullIData(oldp+23477,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
    bufp->fullBit(oldp+23478,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
    bufp->fullBit(oldp+23479,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
    bufp->fullBit(oldp+23480,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                                >> 4U)))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                >> 0x11U))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                    >> 0x11U)))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
    bufp->fullBit(oldp+23481,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
    bufp->fullBit(oldp+23482,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
    bufp->fullBit(oldp+23483,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
    bufp->fullBit(oldp+23484,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                                >> 4U)))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                     >> 0x11U))) 
                                                | (4U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                       >> 0x11U)))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
    bufp->fullBit(oldp+23485,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
    bufp->fullBit(oldp+23486,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
    bufp->fullBit(oldp+23487,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
    bufp->fullBit(oldp+23488,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
    bufp->fullBit(oldp+23489,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
    bufp->fullBit(oldp+23490,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                        >> 0x10U)))));
    bufp->fullSData(oldp+23491,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                            >> 0xdU))) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
    bufp->fullIData(oldp+23492,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (7U 
                                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                         >> 0xdU))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (7U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                           >> 0xdU)))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
    bufp->fullIData(oldp+23493,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
    bufp->fullIData(oldp+23494,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
    bufp->fullIData(oldp+23495,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
    bufp->fullBit(oldp+23496,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
    bufp->fullBit(oldp+23497,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
    bufp->fullBit(oldp+23498,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
    bufp->fullBit(oldp+23499,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                               >> 0x11U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                 >> 0x11U)))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
    bufp->fullIData(oldp+23500,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
    bufp->fullSData(oldp+23501,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (0xfffU 
                                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                                               >> 4U)))))))),15);
    bufp->fullSData(oldp+23502,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
    bufp->fullBit(oldp+23503,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
    bufp->fullBit(oldp+23504,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
    bufp->fullBit(oldp+23505,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                               >> 0x11U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                                 >> 0x11U)))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
    bufp->fullBit(oldp+23506,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
    bufp->fullIData(oldp+23507,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__4__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
    bufp->fullBit(oldp+23508,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                            >> 0xdU)))));
    __Vtemp_h61a2f289__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xbU] 
                                 << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                             >> 0x14U));
    __Vtemp_h61a2f289__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                 << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xbU] 
                                             >> 0x14U));
    __Vtemp_h61a2f289__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                        >> 0x14U));
    bufp->fullWData(oldp+23509,(__Vtemp_h61a2f289__0),68);
    bufp->fullQData(oldp+23512,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                               >> 0x15U)))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                          >> 0x14U)))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((0xfffU 
                                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                               >> 8U)) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xe0000U 
                                                                                == 
                                                                                (0xe0000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (0xfffU 
                                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                  >> 8U)))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
    bufp->fullBit(oldp+23514,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                >> 0x15U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                    >> 0x11U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                                >> 8U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                           >> 0x15U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                             >> 0x15U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
    bufp->fullBit(oldp+23515,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                >> 0x15U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                    >> 0x11U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                                >> 8U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                           >> 0x15U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                             >> 0x15U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23516,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                >> 0x15U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                    >> 0x11U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                                >> 8U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                           >> 0x15U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                             >> 0x15U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
    bufp->fullBit(oldp+23517,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                >> 0x15U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                    >> 0x11U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                                >> 8U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                           >> 0x15U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                             >> 0x15U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
    bufp->fullBit(oldp+23518,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                              >> 0x15U))) 
                                | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                >> 0x11U))))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                                >> 8U)))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                    >> 0x15U))) 
                                                               | (4U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                      >> 0x15U)))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
    bufp->fullBit(oldp+23519,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23520,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23521,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__Vcellout__round__out))),23);
    bufp->fullSData(oldp+23522,((0x1ffU & (((0U == 
                                             (7U & 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                               >> 0x11U))) 
                                            | (6U <= 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                   >> 0x11U))))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                   >> 0xbU)) 
                                               | (0x3fU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                     >> 8U)))
                                            : ((IData)(0x100U) 
                                               + (0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                     >> 8U)))))),9);
    bufp->fullIData(oldp+23523,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                               << 0xfU) 
                                              | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xbU] 
                                                 >> 0x11U)))),23);
    bufp->fullBit(oldp+23524,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23525,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23526,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullSData(oldp+23527,((0x1ffU & ((IData)(0x100U) 
                                           + (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                 >> 8U))))),9);
    bufp->fullCData(oldp+23528,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                       >> 0x11U))),3);
    bufp->fullBit(oldp+23529,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                             >> 0x11U))) 
                               | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                               >> 0x11U))))));
    bufp->fullBit(oldp+23530,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23531,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23532,((1U & ((0x3fffffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                     | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                            & (VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                        >> 2U)))));
    bufp->fullBit(oldp+23533,((1U & ((0x7ffffffeU & 
                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       << 1U)) | ((0x7fffffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                              & VL_GTES_III(32, 0U, 
                                                                            VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                                >> 8U)))))), 8U))) 
                                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                            & (~ 
                                                               ((((~ 
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                    >> 1U)) 
                                                                  & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                     >> 0x18U)) 
                                                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                & ((((0U 
                                                                      == 
                                                                      (7U 
                                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                          >> 0x15U))) 
                                                                     | (4U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                            >> 0x15U)))) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                       >> 1U)) 
                                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                      & (0U 
                                                                         != 
                                                                         (3U 
                                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                                  | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                         & (VL_GTS_III(32, 0x6bU, 
                                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                                     >> 1U))))));
    bufp->fullBit(oldp+23534,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                        & (VL_GTS_III(32, 0x6bU, 
                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                           | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
    bufp->fullBit(oldp+23535,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x11U)))));
    bufp->fullIData(oldp+23536,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                           >> 0x20U)) 
                                  << 0x1fU) | ((0x7f800000U 
                                                & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 0U
                                                      : 
                                                     ((IData)(1U) 
                                                      + 
                                                      ((0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))) 
                                                       - (IData)(0x82U)))) 
                                                    | (((IData)(
                                                                (0xe0000000ULL 
                                                                 == 
                                                                 (0xe0000000ULL 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                        ? 0xffU
                                                        : 0U)) 
                                                   << 0x17U)) 
                                               | (0x7fffffU 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                       >> 1U) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                      >> 0x17U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                       ? 0U
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
    bufp->fullQData(oldp+23537,((((QData)((IData)((1U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                      >> 0x14U)))) 
                                  << 0x3fU) | (((QData)((IData)(
                                                                (0x7ffU 
                                                                 & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                      ? 0U
                                                                      : 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      ((0xfffU 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                           >> 8U)) 
                                                                       - (IData)(0x402U)))) 
                                                                    | (((IData)(
                                                                                (0xe0000U 
                                                                                == 
                                                                                (0xe0000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU]))) 
                                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                        ? 0x7ffU
                                                                        : 0U))))) 
                                                << 0x34U) 
                                               | (0xfffffffffffffULL 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((0x3fffffffffffffULL 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                          >> 1U)) 
                                                      >> 
                                                      (0x3fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0xfffU 
                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                              >> 8U)))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                       ? 0ULL
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
    __Vtemp_hb27174ec__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xbU] 
                                 << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xaU] 
                                             >> 0x14U));
    __Vtemp_hb27174ec__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                 << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xbU] 
                                             >> 0x14U));
    __Vtemp_hb27174ec__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                      >> 0x14U));
    bufp->fullWData(oldp+23539,(__Vtemp_hb27174ec__0),65);
    bufp->fullBit(oldp+23542,((IData)((0xe0000U == 
                                       (0xe0000U & 
                                        vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU])))));
    bufp->fullBit(oldp+23543,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
    bufp->fullBit(oldp+23544,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x11U)))));
    bufp->fullSData(oldp+23545,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                           >> 8U))),13);
    bufp->fullQData(oldp+23546,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
    bufp->fullBit(oldp+23548,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23549,((0x3fU & ((IData)(1U) 
                                          - (0xfffU 
                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                >> 8U))))),6);
    bufp->fullSData(oldp+23550,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0xfffU 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                    >> 8U)) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xe0000U 
                                                        == 
                                                        (0xe0000U 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
    bufp->fullQData(oldp+23551,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (0xfffU 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                   >> 8U)))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
    bufp->fullBit(oldp+23553,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x12U)))));
    bufp->fullQData(oldp+23554,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
    bufp->fullBit(oldp+23556,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
    bufp->fullBit(oldp+23557,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
    bufp->fullBit(oldp+23558,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
    bufp->fullBit(oldp+23559,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23560,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
    bufp->fullIData(oldp+23561,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
    bufp->fullBit(oldp+23562,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23563,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
    bufp->fullCData(oldp+23564,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
    bufp->fullIData(oldp+23565,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
    bufp->fullSData(oldp+23566,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23567,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullBit(oldp+23568,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
    bufp->fullQData(oldp+23569,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__Vcellout__round__out),33);
    bufp->fullCData(oldp+23571,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                                >> 8U)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                     >> 0x15U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                       >> 0x15U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
    bufp->fullBit(oldp+23572,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
    bufp->fullQData(oldp+23573,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
    bufp->fullBit(oldp+23575,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23576,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x15U)))));
    bufp->fullBit(oldp+23577,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x15U)))));
    bufp->fullBit(oldp+23578,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x15U)))));
    bufp->fullBit(oldp+23579,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x15U)))));
    bufp->fullBit(oldp+23580,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x15U)))));
    bufp->fullBit(oldp+23581,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x15U)))));
    bufp->fullBit(oldp+23582,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
    bufp->fullBit(oldp+23583,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
    bufp->fullSData(oldp+23584,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (0xfffU 
                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                >> 8U)))))),14);
    bufp->fullIData(oldp+23585,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
    bufp->fullSData(oldp+23586,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
    bufp->fullIData(oldp+23587,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
    bufp->fullBit(oldp+23588,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
    bufp->fullBit(oldp+23589,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
    bufp->fullBit(oldp+23590,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                                >> 8U)))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                >> 0x15U))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                    >> 0x15U)))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
    bufp->fullBit(oldp+23591,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
    bufp->fullBit(oldp+23592,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
    bufp->fullBit(oldp+23593,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
    bufp->fullBit(oldp+23594,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                                >> 8U)))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                     >> 0x15U))) 
                                                | (4U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                       >> 0x15U)))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
    bufp->fullBit(oldp+23595,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
    bufp->fullBit(oldp+23596,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
    bufp->fullBit(oldp+23597,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
    bufp->fullBit(oldp+23598,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
    bufp->fullBit(oldp+23599,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
    bufp->fullBit(oldp+23600,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                        >> 0x14U)))));
    bufp->fullSData(oldp+23601,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                            >> 0x11U))) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
    bufp->fullIData(oldp+23602,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (7U 
                                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                         >> 0x11U))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (7U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                           >> 0x11U)))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
    bufp->fullIData(oldp+23603,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
    bufp->fullIData(oldp+23604,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
    bufp->fullIData(oldp+23605,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
    bufp->fullBit(oldp+23606,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
    bufp->fullBit(oldp+23607,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
    bufp->fullBit(oldp+23608,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
    bufp->fullBit(oldp+23609,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                               >> 0x15U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                 >> 0x15U)))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
    bufp->fullIData(oldp+23610,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
    bufp->fullSData(oldp+23611,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (0xfffU 
                                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                                               >> 8U)))))))),15);
    bufp->fullSData(oldp+23612,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
    bufp->fullBit(oldp+23613,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
    bufp->fullBit(oldp+23614,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
    bufp->fullBit(oldp+23615,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                               >> 0x15U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                                 >> 0x15U)))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
    bufp->fullBit(oldp+23616,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
    bufp->fullIData(oldp+23617,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__5__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
    bufp->fullBit(oldp+23618,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                            >> 0x11U)))));
    __Vtemp_h72238300__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xdU] 
                                 << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                           >> 0x18U));
    __Vtemp_h72238300__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                 << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xdU] 
                                           >> 0x18U));
    __Vtemp_h72238300__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                        >> 0x18U));
    bufp->fullWData(oldp+23619,(__Vtemp_h72238300__0),68);
    bufp->fullQData(oldp+23622,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                               >> 0x19U)))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                          >> 0x18U)))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((0xfffU 
                                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                               >> 0xcU)) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xe00000U 
                                                                                == 
                                                                                (0xe00000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (0xfffU 
                                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                  >> 0xcU)))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
    bufp->fullBit(oldp+23624,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                >> 0x19U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                    >> 0x15U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                           >> 0x19U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                             >> 0x19U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
    bufp->fullBit(oldp+23625,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                >> 0x19U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                    >> 0x15U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                           >> 0x19U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                             >> 0x19U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23626,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                >> 0x19U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                    >> 0x15U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                           >> 0x19U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                             >> 0x19U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
    bufp->fullBit(oldp+23627,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                >> 0x19U))) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                    >> 0x15U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                           >> 0x19U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                             >> 0x19U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
    bufp->fullBit(oldp+23628,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                              >> 0x19U))) 
                                | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                >> 0x15U))))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                    >> 0x19U))) 
                                                               | (4U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                      >> 0x19U)))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
    bufp->fullBit(oldp+23629,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23630,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23631,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__Vcellout__round__out))),23);
    bufp->fullSData(oldp+23632,((0x1ffU & (((0U == 
                                             (7U & 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                               >> 0x15U))) 
                                            | (6U <= 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                   >> 0x15U))))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                   >> 0xfU)) 
                                               | (0x3fU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                     >> 0xcU)))
                                            : ((IData)(0x100U) 
                                               + (0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                     >> 0xcU)))))),9);
    bufp->fullIData(oldp+23633,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                               << 0xbU) 
                                              | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xdU] 
                                                 >> 0x15U)))),23);
    bufp->fullBit(oldp+23634,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23635,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23636,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullSData(oldp+23637,((0x1ffU & ((IData)(0x100U) 
                                           + (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                 >> 0xcU))))),9);
    bufp->fullCData(oldp+23638,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                       >> 0x15U))),3);
    bufp->fullBit(oldp+23639,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                             >> 0x15U))) 
                               | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                               >> 0x15U))))));
    bufp->fullBit(oldp+23640,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23641,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23642,((1U & ((0x3fffffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                     | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                            & (VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                        >> 2U)))));
    bufp->fullBit(oldp+23643,((1U & ((0x7ffffffeU & 
                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       << 1U)) | ((0x7fffffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                              & VL_GTES_III(32, 0U, 
                                                                            VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                            & (~ 
                                                               ((((~ 
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                    >> 1U)) 
                                                                  & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                     >> 0x18U)) 
                                                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                & ((((0U 
                                                                      == 
                                                                      (7U 
                                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                          >> 0x19U))) 
                                                                     | (4U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                            >> 0x19U)))) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                       >> 1U)) 
                                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                      & (0U 
                                                                         != 
                                                                         (3U 
                                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                                  | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                         & (VL_GTS_III(32, 0x6bU, 
                                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                                     >> 1U))))));
    bufp->fullBit(oldp+23644,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                        & (VL_GTS_III(32, 0x6bU, 
                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                           | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
    bufp->fullBit(oldp+23645,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x15U)))));
    bufp->fullIData(oldp+23646,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                           >> 0x20U)) 
                                  << 0x1fU) | ((0x7f800000U 
                                                & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 0U
                                                      : 
                                                     ((IData)(1U) 
                                                      + 
                                                      ((0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))) 
                                                       - (IData)(0x82U)))) 
                                                    | (((IData)(
                                                                (0xe0000000ULL 
                                                                 == 
                                                                 (0xe0000000ULL 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                        ? 0xffU
                                                        : 0U)) 
                                                   << 0x17U)) 
                                               | (0x7fffffU 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                       >> 1U) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                      >> 0x17U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                       ? 0U
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
    bufp->fullQData(oldp+23647,((((QData)((IData)((1U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                      >> 0x18U)))) 
                                  << 0x3fU) | (((QData)((IData)(
                                                                (0x7ffU 
                                                                 & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                      ? 0U
                                                                      : 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      ((0xfffU 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                           >> 0xcU)) 
                                                                       - (IData)(0x402U)))) 
                                                                    | (((IData)(
                                                                                (0xe00000U 
                                                                                == 
                                                                                (0xe00000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU]))) 
                                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                        ? 0x7ffU
                                                                        : 0U))))) 
                                                << 0x34U) 
                                               | (0xfffffffffffffULL 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((0x3fffffffffffffULL 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                          >> 1U)) 
                                                      >> 
                                                      (0x3fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0xfffU 
                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                              >> 0xcU)))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                       ? 0ULL
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
    __Vtemp_h2264ed6e__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xdU] 
                                 << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xcU] 
                                           >> 0x18U));
    __Vtemp_h2264ed6e__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                 << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xdU] 
                                           >> 0x18U));
    __Vtemp_h2264ed6e__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                      >> 0x18U));
    bufp->fullWData(oldp+23649,(__Vtemp_h2264ed6e__0),65);
    bufp->fullBit(oldp+23652,((IData)((0xe00000U == 
                                       (0xe00000U & 
                                        vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU])))));
    bufp->fullBit(oldp+23653,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
    bufp->fullBit(oldp+23654,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x15U)))));
    bufp->fullSData(oldp+23655,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                           >> 0xcU))),13);
    bufp->fullQData(oldp+23656,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
    bufp->fullBit(oldp+23658,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23659,((0x3fU & ((IData)(1U) 
                                          - (0xfffU 
                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                >> 0xcU))))),6);
    bufp->fullSData(oldp+23660,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0xfffU 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                    >> 0xcU)) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xe00000U 
                                                        == 
                                                        (0xe00000U 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
    bufp->fullQData(oldp+23661,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (0xfffU 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                   >> 0xcU)))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
    bufp->fullBit(oldp+23663,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x16U)))));
    bufp->fullQData(oldp+23664,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
    bufp->fullBit(oldp+23666,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
    bufp->fullBit(oldp+23667,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
    bufp->fullBit(oldp+23668,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
    bufp->fullBit(oldp+23669,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23670,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
    bufp->fullIData(oldp+23671,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
    bufp->fullBit(oldp+23672,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23673,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
    bufp->fullCData(oldp+23674,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
    bufp->fullIData(oldp+23675,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
    bufp->fullSData(oldp+23676,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23677,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullBit(oldp+23678,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
    bufp->fullQData(oldp+23679,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__Vcellout__round__out),33);
    bufp->fullCData(oldp+23681,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                     >> 0x19U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                       >> 0x19U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
    bufp->fullBit(oldp+23682,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
    bufp->fullQData(oldp+23683,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
    bufp->fullBit(oldp+23685,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23686,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x19U)))));
    bufp->fullBit(oldp+23687,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x19U)))));
    bufp->fullBit(oldp+23688,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x19U)))));
    bufp->fullBit(oldp+23689,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x19U)))));
    bufp->fullBit(oldp+23690,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x19U)))));
    bufp->fullBit(oldp+23691,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x19U)))));
    bufp->fullBit(oldp+23692,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
    bufp->fullBit(oldp+23693,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
    bufp->fullSData(oldp+23694,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (0xfffU 
                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                >> 0xcU)))))),14);
    bufp->fullIData(oldp+23695,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
    bufp->fullSData(oldp+23696,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
    bufp->fullIData(oldp+23697,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
    bufp->fullBit(oldp+23698,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
    bufp->fullBit(oldp+23699,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
    bufp->fullBit(oldp+23700,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                                >> 0xcU)))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                >> 0x19U))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                    >> 0x19U)))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
    bufp->fullBit(oldp+23701,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
    bufp->fullBit(oldp+23702,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
    bufp->fullBit(oldp+23703,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
    bufp->fullBit(oldp+23704,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                                >> 0xcU)))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                     >> 0x19U))) 
                                                | (4U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                       >> 0x19U)))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
    bufp->fullBit(oldp+23705,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
    bufp->fullBit(oldp+23706,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
    bufp->fullBit(oldp+23707,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
    bufp->fullBit(oldp+23708,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
    bufp->fullBit(oldp+23709,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
    bufp->fullBit(oldp+23710,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                        >> 0x18U)))));
    bufp->fullSData(oldp+23711,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                            >> 0x15U))) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
    bufp->fullIData(oldp+23712,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (7U 
                                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                         >> 0x15U))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (7U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                           >> 0x15U)))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
    bufp->fullIData(oldp+23713,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
    bufp->fullIData(oldp+23714,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
    bufp->fullIData(oldp+23715,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
    bufp->fullBit(oldp+23716,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
    bufp->fullBit(oldp+23717,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
    bufp->fullBit(oldp+23718,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
    bufp->fullBit(oldp+23719,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                               >> 0x19U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                 >> 0x19U)))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
    bufp->fullIData(oldp+23720,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
    bufp->fullSData(oldp+23721,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (0xfffU 
                                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                                               >> 0xcU)))))))),15);
    bufp->fullSData(oldp+23722,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
    bufp->fullBit(oldp+23723,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
    bufp->fullBit(oldp+23724,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
    bufp->fullBit(oldp+23725,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                               >> 0x19U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                                 >> 0x19U)))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
    bufp->fullBit(oldp+23726,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
    bufp->fullIData(oldp+23727,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__6__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
    bufp->fullBit(oldp+23728,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                            >> 0x15U)))));
    __Vtemp_h010c5c97__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xfU] 
                                 << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                           >> 0x1cU));
    __Vtemp_h010c5c97__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                 << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xfU] 
                                           >> 0x1cU));
    __Vtemp_h010c5c97__0[2U] = (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                >> 0x1cU);
    bufp->fullWData(oldp+23729,(__Vtemp_h010c5c97__0),68);
    bufp->fullQData(oldp+23732,(((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                         >> 0x1dU))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                          >> 0x1cU)))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((0xfffU 
                                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                               >> 0x10U)) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xe000000U 
                                                                                == 
                                                                                (0xe000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (0xfffU 
                                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                  >> 0x10U)))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
    bufp->fullBit(oldp+23734,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                               >> 0x1dU)) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                    >> 0x19U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                        >> 0x1dU)) 
                                                                      | (4U 
                                                                         == 
                                                                         (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                          >> 0x1dU))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
    bufp->fullBit(oldp+23735,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                               >> 0x1dU)) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                    >> 0x19U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                        >> 0x1dU)) 
                                                                      | (4U 
                                                                         == 
                                                                         (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                          >> 0x1dU))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23736,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                               >> 0x1dU)) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                    >> 0x19U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                        >> 0x1dU)) 
                                                                      | (4U 
                                                                         == 
                                                                         (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                          >> 0x1dU))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
    bufp->fullBit(oldp+23737,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                               >> 0x1dU)) 
                                       | (7U == (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                    >> 0x19U))))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                        >> 0x1dU)) 
                                                                      | (4U 
                                                                         == 
                                                                         (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                          >> 0x1dU))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
    bufp->fullBit(oldp+23738,((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                        >> 0x1dU)) 
                                | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                >> 0x19U))))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                 >> 0x1dU)) 
                                                               | (4U 
                                                                  == 
                                                                  (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                   >> 0x1dU))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
    bufp->fullBit(oldp+23739,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23740,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23741,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__Vcellout__round__out))),23);
    bufp->fullSData(oldp+23742,((0x1ffU & (((0U == 
                                             (7U & 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                               >> 0x19U))) 
                                            | (6U <= 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                   >> 0x19U))))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                   >> 0x13U)) 
                                               | (0x3fU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                     >> 0x10U)))
                                            : ((IData)(0x100U) 
                                               + (0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                     >> 0x10U)))))),9);
    bufp->fullIData(oldp+23743,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                               << 7U) 
                                              | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xfU] 
                                                 >> 0x19U)))),23);
    bufp->fullBit(oldp+23744,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23745,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23746,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullSData(oldp+23747,((0x1ffU & ((IData)(0x100U) 
                                           + (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                 >> 0x10U))))),9);
    bufp->fullCData(oldp+23748,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                       >> 0x19U))),3);
    bufp->fullBit(oldp+23749,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                             >> 0x19U))) 
                               | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                               >> 0x19U))))));
    bufp->fullBit(oldp+23750,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23751,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23752,((1U & ((0x3fffffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                     | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                            & (VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                        >> 2U)))));
    bufp->fullBit(oldp+23753,((1U & ((0x7ffffffeU & 
                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       << 1U)) | ((0x7fffffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                              & VL_GTES_III(32, 0U, 
                                                                            VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                            & (~ 
                                                               ((((~ 
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                    >> 1U)) 
                                                                  & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                     >> 0x18U)) 
                                                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                & ((((0U 
                                                                      == 
                                                                      (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                       >> 0x1dU)) 
                                                                     | (4U 
                                                                        == 
                                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                         >> 0x1dU))) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                       >> 1U)) 
                                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                      & (0U 
                                                                         != 
                                                                         (3U 
                                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                                  | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                         & (VL_GTS_III(32, 0x6bU, 
                                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                                     >> 1U))))));
    bufp->fullBit(oldp+23754,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                        & (VL_GTS_III(32, 0x6bU, 
                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                           | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
    bufp->fullBit(oldp+23755,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                            >> 0x19U)))));
    bufp->fullIData(oldp+23756,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                           >> 0x20U)) 
                                  << 0x1fU) | ((0x7f800000U 
                                                & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 0U
                                                      : 
                                                     ((IData)(1U) 
                                                      + 
                                                      ((0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))) 
                                                       - (IData)(0x82U)))) 
                                                    | (((IData)(
                                                                (0xe0000000ULL 
                                                                 == 
                                                                 (0xe0000000ULL 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                        ? 0xffU
                                                        : 0U)) 
                                                   << 0x17U)) 
                                               | (0x7fffffU 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                       >> 1U) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                      >> 0x17U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                       ? 0U
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
    bufp->fullQData(oldp+23757,((((QData)((IData)((1U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                      >> 0x1cU)))) 
                                  << 0x3fU) | (((QData)((IData)(
                                                                (0x7ffU 
                                                                 & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                      ? 0U
                                                                      : 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      ((0xfffU 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                           >> 0x10U)) 
                                                                       - (IData)(0x402U)))) 
                                                                    | (((IData)(
                                                                                (0xe000000U 
                                                                                == 
                                                                                (0xe000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U]))) 
                                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                        ? 0x7ffU
                                                                        : 0U))))) 
                                                << 0x34U) 
                                               | (0xfffffffffffffULL 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((0x3fffffffffffffULL 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                          >> 1U)) 
                                                      >> 
                                                      (0x3fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0xfffU 
                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                              >> 0x10U)))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                       ? 0ULL
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
    __Vtemp_h8a3b2f52__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xfU] 
                                 << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xeU] 
                                           >> 0x1cU));
    __Vtemp_h8a3b2f52__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                 << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0xfU] 
                                           >> 0x1cU));
    __Vtemp_h8a3b2f52__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                      >> 0x1cU));
    bufp->fullWData(oldp+23759,(__Vtemp_h8a3b2f52__0),65);
    bufp->fullBit(oldp+23762,((IData)((0xe000000U == 
                                       (0xe000000U 
                                        & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U])))));
    bufp->fullBit(oldp+23763,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
    bufp->fullBit(oldp+23764,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                            >> 0x19U)))));
    bufp->fullSData(oldp+23765,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                           >> 0x10U))),13);
    bufp->fullQData(oldp+23766,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
    bufp->fullBit(oldp+23768,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23769,((0x3fU & ((IData)(1U) 
                                          - (0xfffU 
                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                >> 0x10U))))),6);
    bufp->fullSData(oldp+23770,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0xfffU 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                    >> 0x10U)) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xe000000U 
                                                        == 
                                                        (0xe000000U 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
    bufp->fullQData(oldp+23771,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (0xfffU 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                   >> 0x10U)))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
    bufp->fullBit(oldp+23773,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                            >> 0x1aU)))));
    bufp->fullQData(oldp+23774,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
    bufp->fullBit(oldp+23776,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
    bufp->fullBit(oldp+23777,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
    bufp->fullBit(oldp+23778,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
    bufp->fullBit(oldp+23779,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23780,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
    bufp->fullIData(oldp+23781,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
    bufp->fullBit(oldp+23782,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
    bufp->fullCData(oldp+23783,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
    bufp->fullCData(oldp+23784,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
    bufp->fullIData(oldp+23785,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
    bufp->fullSData(oldp+23786,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23787,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullBit(oldp+23788,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
    bufp->fullQData(oldp+23789,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__Vcellout__round__out),33);
    bufp->fullCData(oldp+23791,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                  >> 0x1dU)) 
                                                                | (4U 
                                                                   == 
                                                                   (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                    >> 0x1dU))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
    bufp->fullBit(oldp+23792,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
    bufp->fullQData(oldp+23793,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
    bufp->fullBit(oldp+23795,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23796,((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                      >> 0x1dU))));
    bufp->fullBit(oldp+23797,((1U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                      >> 0x1dU))));
    bufp->fullBit(oldp+23798,((2U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                      >> 0x1dU))));
    bufp->fullBit(oldp+23799,((3U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                      >> 0x1dU))));
    bufp->fullBit(oldp+23800,((4U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                      >> 0x1dU))));
    bufp->fullBit(oldp+23801,((6U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                      >> 0x1dU))));
    bufp->fullBit(oldp+23802,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
    bufp->fullBit(oldp+23803,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
    bufp->fullSData(oldp+23804,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (0xfffU 
                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                >> 0x10U)))))),14);
    bufp->fullIData(oldp+23805,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
    bufp->fullSData(oldp+23806,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
    bufp->fullIData(oldp+23807,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
    bufp->fullBit(oldp+23808,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
    bufp->fullBit(oldp+23809,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
    bufp->fullBit(oldp+23810,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                                >> 0x10U)))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                               >> 0x1dU)) 
                                             | (4U 
                                                == 
                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                 >> 0x1dU))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
    bufp->fullBit(oldp+23811,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
    bufp->fullBit(oldp+23812,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
    bufp->fullBit(oldp+23813,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
    bufp->fullBit(oldp+23814,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                                >> 0x10U)))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                  >> 0x1dU)) 
                                                | (4U 
                                                   == 
                                                   (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                    >> 0x1dU))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
    bufp->fullBit(oldp+23815,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
    bufp->fullBit(oldp+23816,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
    bufp->fullBit(oldp+23817,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
    bufp->fullBit(oldp+23818,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
    bufp->fullBit(oldp+23819,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
    bufp->fullBit(oldp+23820,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                        >> 0x1cU)))));
    bufp->fullSData(oldp+23821,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                            >> 0x19U))) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
    bufp->fullIData(oldp+23822,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (7U 
                                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                         >> 0x19U))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (7U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                           >> 0x19U)))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
    bufp->fullIData(oldp+23823,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
    bufp->fullIData(oldp+23824,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
    bufp->fullIData(oldp+23825,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
    bufp->fullBit(oldp+23826,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
    bufp->fullBit(oldp+23827,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
    bufp->fullBit(oldp+23828,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
    bufp->fullBit(oldp+23829,(((((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                         >> 0x1dU)) 
                                 | (4U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                           >> 0x1dU))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
    bufp->fullIData(oldp+23830,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
    bufp->fullSData(oldp+23831,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (0xfffU 
                                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                                                               >> 0x10U)))))))),15);
    bufp->fullSData(oldp+23832,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
    bufp->fullBit(oldp+23833,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
    bufp->fullBit(oldp+23834,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
    bufp->fullBit(oldp+23835,(((((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                         >> 0x1dU)) 
                                 | (4U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                           >> 0x1dU))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
    bufp->fullBit(oldp+23836,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
    bufp->fullIData(oldp+23837,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__7__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
    bufp->fullBit(oldp+23838,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x10U] 
                                            >> 0x19U)))));
    __Vtemp_he0224415__0[0U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x11U];
    __Vtemp_he0224415__0[1U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U];
    __Vtemp_he0224415__0[2U] = (0xfU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U]);
    bufp->fullWData(oldp+23839,(__Vtemp_he0224415__0),68);
    bufp->fullQData(oldp+23842,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                               >> 1U)))
                                  ? (((QData)((IData)(
                                                      (1U 
                                                       & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U]))) 
                                      << 0x3fU) | (
                                                   ((QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                          ? 0U
                                                                          : 
                                                                         ((IData)(1U) 
                                                                          + 
                                                                          ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                            >> 0x14U) 
                                                                           - (IData)(0x402U)))) 
                                                                        | (((IData)(
                                                                                (0xe0000000U 
                                                                                == 
                                                                                (0xe0000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U]))) 
                                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                            ? 0x7ffU
                                                                            : 0U))))) 
                                                    << 0x34U) 
                                                   | (0xfffffffffffffULL 
                                                      & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                          ? 
                                                         ((0x3fffffffffffffULL 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                              >> 1U)) 
                                                          >> 
                                                          (0x3fU 
                                                           & ((IData)(1U) 
                                                              - 
                                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                               >> 0x14U))))
                                                          : 
                                                         ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                           ? 0ULL
                                                           : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                  : (0xffffffff00000000ULL 
                                     | (QData)((IData)(
                                                       (((IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x20U)) 
                                                         << 0x1fU) 
                                                        | ((0x7f800000U 
                                                            & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 0U
                                                                  : 
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  ((0x1ffU 
                                                                    & (IData)(
                                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                               >> 0x17U))) 
                                                                   - (IData)(0x82U)))) 
                                                                | (((IData)(
                                                                            (0xe0000000ULL 
                                                                             == 
                                                                             (0xe0000000ULL 
                                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                    ? 0xffU
                                                                    : 0U)) 
                                                               << 0x17U)) 
                                                           | (0x7fffffU 
                                                              & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                  ? 
                                                                 ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                   >> 1U) 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & ((IData)(1U) 
                                                                      - 
                                                                      (0x1ffU 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                  : 
                                                                 ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                   ? 0U
                                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
    bufp->fullBit(oldp+23844,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                >> 1U))) 
                                       | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                 >> 0x1dU)))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                           >> 1U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                             >> 1U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 4U))));
    bufp->fullBit(oldp+23845,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                >> 1U))) 
                                       | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                 >> 0x1dU)))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                           >> 1U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                             >> 1U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 3U))));
    bufp->fullBit(oldp+23846,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                >> 1U))) 
                                       | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                 >> 0x1dU)))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                           >> 1U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                             >> 1U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 2U))));
    bufp->fullBit(oldp+23847,((1U & ((((7U == (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                >> 1U))) 
                                       | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                 >> 0x1dU)))
                                       ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                << 4U) 
                                               | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   << 2U) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                       & (VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                          | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                               & VL_GTES_III(32, 0U, 
                                                                             VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                                              & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                             & (~ 
                                                                ((((~ 
                                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                     >> 1U)) 
                                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                      >> 0x18U)) 
                                                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                 & ((((0U 
                                                                       == 
                                                                       (7U 
                                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                           >> 1U))) 
                                                                      | (4U 
                                                                         == 
                                                                         (7U 
                                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                             >> 1U)))) 
                                                                     & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                        >> 1U)) 
                                                                    | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                       & (0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                      << 1U) 
                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                           & (VL_GTS_III(32, 0x6bU, 
                                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                     >> 1U))));
    bufp->fullBit(oldp+23848,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                              >> 1U))) 
                                | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                          >> 0x1dU)))
                                ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                & (VL_GTS_III(32, 0x6bU, 
                                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                        & VL_GTES_III(32, 0U, 
                                                                      VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                      & (~ 
                                                         ((((~ 
                                                             (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                              >> 1U)) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                               >> 0x18U)) 
                                                           & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                          & ((((0U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                    >> 1U))) 
                                                               | (4U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                      >> 1U)))) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                 >> 1U)) 
                                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                & (0U 
                                                                   != 
                                                                   (3U 
                                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                               << 1U) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                 | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                    & (VL_GTS_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                       | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
    bufp->fullBit(oldp+23849,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__Vcellout__round__out 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23850,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__Vcellout__round__out 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23851,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__Vcellout__round__out))),23);
    bufp->fullSData(oldp+23852,((0x1ffU & (((0U == 
                                             (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                              >> 0x1dU)) 
                                            | (6U <= 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                >> 0x1dU)))
                                            ? ((0x1c0U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                   >> 0x17U)) 
                                               | (0x3fU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                     >> 0x14U)))
                                            : ((IData)(0x100U) 
                                               + (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                  >> 0x14U))))),9);
    bufp->fullIData(oldp+23853,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                               << 3U) 
                                              | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x11U] 
                                                 >> 0x1dU)))),23);
    bufp->fullBit(oldp+23854,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
    bufp->fullSData(oldp+23855,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
    bufp->fullIData(oldp+23856,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
    bufp->fullSData(oldp+23857,((0x1ffU & ((IData)(0x100U) 
                                           + (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                              >> 0x14U)))),9);
    bufp->fullCData(oldp+23858,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                 >> 0x1dU)),3);
    bufp->fullBit(oldp+23859,(((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                       >> 0x1dU)) | 
                               (6U <= (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                       >> 0x1dU)))));
    bufp->fullBit(oldp+23860,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
    bufp->fullBit(oldp+23861,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
}
