

================================================================
== Vitis HLS Report for 'write_attn_softmax_info'
================================================================
* Date:           Wed Jul 31 17:05:11 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      140|      140|  1.400 us|  1.400 us|  140|  140|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66  |write_attn_softmax_info_Pipeline_ln277_for_each_q_patch  |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     270|      88|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     245|    -|
|Register         |        -|     -|      70|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     340|     335|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+----+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+----+-----+
    |grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66  |write_attn_softmax_info_Pipeline_ln277_for_each_q_patch  |        0|   0|  270|  88|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+----+-----+
    |Total                                                              |                                                         |        0|   0|  270|  88|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  54|         10|    1|         10|
    |ap_done                        |   9|          2|    1|          2|
    |attn_softmax_info_blk_n        |   9|          2|    1|          2|
    |attn_softmax_info_stream_read  |   9|          2|    1|          2|
    |inout4_blk_n_AW                |   9|          2|    1|          2|
    |inout4_blk_n_B                 |   9|          2|    1|          2|
    |m_axi_inout4_AWADDR            |  14|          3|   64|        192|
    |m_axi_inout4_AWBURST           |   9|          2|    2|          4|
    |m_axi_inout4_AWCACHE           |   9|          2|    4|          8|
    |m_axi_inout4_AWID              |   9|          2|    1|          2|
    |m_axi_inout4_AWLEN             |  14|          3|   32|         96|
    |m_axi_inout4_AWLOCK            |   9|          2|    2|          4|
    |m_axi_inout4_AWPROT            |   9|          2|    3|          6|
    |m_axi_inout4_AWQOS             |   9|          2|    4|          8|
    |m_axi_inout4_AWREGION          |   9|          2|    4|          8|
    |m_axi_inout4_AWSIZE            |   9|          2|    3|          6|
    |m_axi_inout4_AWUSER            |   9|          2|    1|          2|
    |m_axi_inout4_AWVALID           |  14|          3|    1|          3|
    |m_axi_inout4_BREADY            |  14|          3|    1|          3|
    |m_axi_inout4_WVALID            |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 245|         52|  129|        364|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   9|   0|    9|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_95                                                                 |  59|   0|   59|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  70|   0|   70|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|   write_attn_softmax_info|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|   write_attn_softmax_info|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|   write_attn_softmax_info|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|   write_attn_softmax_info|  return value|
|ap_continue                              |   in|    1|  ap_ctrl_hs|   write_attn_softmax_info|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|   write_attn_softmax_info|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|   write_attn_softmax_info|  return value|
|attn_softmax_info_stream_dout            |   in|  256|     ap_fifo|  attn_softmax_info_stream|       pointer|
|attn_softmax_info_stream_num_data_valid  |   in|    2|     ap_fifo|  attn_softmax_info_stream|       pointer|
|attn_softmax_info_stream_fifo_cap        |   in|    2|     ap_fifo|  attn_softmax_info_stream|       pointer|
|attn_softmax_info_stream_empty_n         |   in|    1|     ap_fifo|  attn_softmax_info_stream|       pointer|
|attn_softmax_info_stream_read            |  out|    1|     ap_fifo|  attn_softmax_info_stream|       pointer|
|m_axi_inout4_AWVALID                     |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWREADY                     |   in|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWADDR                      |  out|   64|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWID                        |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWLEN                       |  out|   32|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWSIZE                      |  out|    3|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWBURST                     |  out|    2|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWLOCK                      |  out|    2|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWCACHE                     |  out|    4|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWPROT                      |  out|    3|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWQOS                       |  out|    4|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWREGION                    |  out|    4|       m_axi|                    inout4|       pointer|
|m_axi_inout4_AWUSER                      |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_WVALID                      |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_WREADY                      |   in|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_WDATA                       |  out|  256|       m_axi|                    inout4|       pointer|
|m_axi_inout4_WSTRB                       |  out|   32|       m_axi|                    inout4|       pointer|
|m_axi_inout4_WLAST                       |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_WID                         |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_WUSER                       |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARVALID                     |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARREADY                     |   in|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARADDR                      |  out|   64|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARID                        |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARLEN                       |  out|   32|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARSIZE                      |  out|    3|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARBURST                     |  out|    2|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARLOCK                      |  out|    2|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARCACHE                     |  out|    4|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARPROT                      |  out|    3|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARQOS                       |  out|    4|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARREGION                    |  out|    4|       m_axi|                    inout4|       pointer|
|m_axi_inout4_ARUSER                      |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_RVALID                      |   in|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_RREADY                      |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_RDATA                       |   in|  256|       m_axi|                    inout4|       pointer|
|m_axi_inout4_RLAST                       |   in|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_RID                         |   in|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_RFIFONUM                    |   in|    9|       m_axi|                    inout4|       pointer|
|m_axi_inout4_RUSER                       |   in|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_RRESP                       |   in|    2|       m_axi|                    inout4|       pointer|
|m_axi_inout4_BVALID                      |   in|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_BREADY                      |  out|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_BRESP                       |   in|    2|       m_axi|                    inout4|       pointer|
|m_axi_inout4_BID                         |   in|    1|       m_axi|                    inout4|       pointer|
|m_axi_inout4_BUSER                       |   in|    1|       m_axi|                    inout4|       pointer|
|attn_softmax_info_dout                   |   in|   64|     ap_fifo|         attn_softmax_info|       pointer|
|attn_softmax_info_num_data_valid         |   in|    4|     ap_fifo|         attn_softmax_info|       pointer|
|attn_softmax_info_fifo_cap               |   in|    4|     ap_fifo|         attn_softmax_info|       pointer|
|attn_softmax_info_empty_n                |   in|    1|     ap_fifo|         attn_softmax_info|       pointer|
|attn_softmax_info_read                   |  out|    1|     ap_fifo|         attn_softmax_info|       pointer|
+-----------------------------------------+-----+-----+------------+--------------------------+--------------+

