INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/IOMapping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOMapping
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/RegStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegStack
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/Screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/imports/new/digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/imports/new/divclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divclk
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
