
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Mon Apr  1 20:03:22 2024
Hostname:           borax.clear.rice.edu
CPU Model:          Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
CPU Details:        Cores = 40 : Sockets = 2 : Cache Size = 25600 KB : Freq = 3.40 GHz
OS:                 Linux 4.18.0-513.9.1.el8_9.x86_64
RAM:                125 GB (Free  19 GB)
Swap:                19 GB (Free  12 GB)
Work Filesystem:    /storage-home/p/pac9 mounted to clearstor.clear.rice.edu:/clear-home/pac9
Tmp Filesystem:     /tmp mounted to /dev/mapper/vg0-tmp
Work Disk:          5038 GB (Free 1561 GB)
Tmp Disk:             5 GB (Free   5 GB)

CPU Load: 3%, Ram Free: 19 GB, Swap Free: 12 GB, Work Disk Free: 1561 GB, Tmp Disk Free: 5 GB
#/**************************************************/
#/* Compile Script for Synopsys                    */
#/*                                                */
#/* dc_shell-t -f compile_dc.tcl                   */
#/*                                                */
#/* OSU FreePDK 45nm                               */
#/* Modified for OSU ami05 - Rice U. 2018          */
#/*                                                */
#/**************************************************/
#/* User Input Data Section: List files, module, clock, frequency below. */
#/* Edit this part only of the file.                                     */
#/* Add all verilog files, separated by spaces after keyword "list"      */
set my_verilog_files [list clear.v dp.v main_FSM.v move_piece.v rng.v top_module.v]
clear.v dp.v main_FSM.v move_piece.v rng.v top_module.v
#/* Top-level Module Name update                            */
set my_toplevel top_module
top_module
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clka
clka
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 20
20
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 1
1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 1
1
#/********************************************************************/
#/* No modifications needed below. Do not edit or remove.            */
#/*                                                                  */
#/* Paths updated for Rice U. on clear version 2 cluster 2018.       */
#/********************************************************************/
#/* Start of Synopsys library cells location data.               */
set OSUcells "/clear/apps/osu/soc/synopsys/lib/ami05"
/clear/apps/osu/soc/synopsys/lib/ami05
set search_path [concat  $search_path $OSUcells]
. /clear/apps/synopsys-2023/syn/latest/libraries/syn /clear/apps/synopsys-2023/syn/latest/dw/syn_ver /clear/apps/synopsys-2023/syn/latest/dw/sim_ver /clear/apps/osu/soc/synopsys/lib/ami05
set alib_library_analysis_path $OSUcells
/clear/apps/osu/soc/synopsys/lib/ami05
set link_library [set target_library [concat  [list osu05_stdcells.db] [list dw_foundation.sldb]]]
osu05_stdcells.db dw_foundation.sldb
set target_library "osu05_stdcells.db"
osu05_stdcells.db
#/* End of Synopsys library cells location data.                  */
define_design_lib WORK -path ./WORK
1
set verilogout_show_unconnected_pins "true"
true
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./clear.v
Compiling source file ./dp.v
Compiling source file ./main_FSM.v
Compiling source file ./move_piece.v
Compiling source file ./rng.v
Compiling source file ./top_module.v
Presto compilation completed successfully.
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb'
1
elaborate $my_toplevel
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/gtech.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (top_module)
Elaborated 1 design.
Current design is now 'top_module'.
Information: Building the design 'dp'. (HDL-193)
Presto compilation completed successfully. (dp)
Information: Building the design 'main_FSM'. (HDL-193)

Statistics for case statements in always block at line 28 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 67 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine main_FSM line 58 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_state_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine main_FSM line 67 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (main_FSM)
Information: Building the design 'rng'. (HDL-193)
Warning:  ./rng.v:14: The statements in initial blocks are ignored. (VER-281)
Warning:  ./rng.v:24: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine rng line 19 in file
		'./rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    temp_rand_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rng line 30 in file
		'./rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     random_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rng)
Information: Building the design 'clear_redraw'. (HDL-193)
Warning:  ./clear.v:118: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./clear.v:145: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 17 in file
	'./clear.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine clear_redraw line 17 in file
		'./clear.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   temp_board_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   temp_error_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine clear_redraw line 310 in file
		'./clear.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      error_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    board_out_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clear_redraw)
Information: Building the design 'move_piece'. (HDL-193)

Statistics for case statements in always block at line 83 in file
	'./move_piece.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine move_piece line 31 in file
		'./move_piece.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rotation_temp_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  old_rotation_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  location_temp_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  old_location_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine move_piece line 83 in file
		'./move_piece.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  new_location_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  new_rotation_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
| new_board_state_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     touched_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (move_piece)
1
current_design $my_toplevel
Current design is 'top_module'.
{top_module}
link

  Linking design 'top_module'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu05_stdcells (library)    /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db
  dw_foundation.sldb (library) /clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb

1
uniquify
1
set my_period [expr 1000 / $my_clk_freq_MHz]
50
set find_clock [ find port [list $my_clock_pin] ]
Warning: Can't find port 'clka' in design 'top_module'. (UID-95)
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
}
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be set on the port 'in_clka'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_clkb'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_restart'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_move[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_move[0]'. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
Warning: Nothing implicitly matched 'clka' (SEL-003)
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -ungroup_all -map_effort medium
CPU Load: 3%, Ram Free: 19 GB, Swap Free: 12 GB, Work Disk Free: 1561 GB, Tmp Disk Free: 5 GB
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 4013                                   |
| Number of User Hierarchies                              | 5                                      |
| Sequential Cell Count                                   | 130                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 1525                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 55 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'main_FSM'
  Processing 'move_piece'
Information: Added key list 'DesignWare' to design 'move_piece'. (DDB-72)
  Processing 'clear_redraw'
  Processing 'rng'
  Processing 'dp'
  Processing 'top_module'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dp_tetris/U51/B dp_tetris/U51/Y dp_tetris/U9/A dp_tetris/U9/Y 
Information: Timing loop detected. (OPT-150)
	dp_tetris/U49/B dp_tetris/U49/Y dp_tetris/U10/A dp_tetris/U10/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U51'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U49'
         to break a timing loop. (OPT-314)
Information: Ungrouping hierarchy dp_tetris. (OPT-772)
Information: Ungrouping hierarchy fsm_tetris. (OPT-772)
Information: Ungrouping hierarchy dp_tetris/myrng. (OPT-772)
Information: Ungrouping hierarchy dp_tetris/myredraw. (OPT-772)
Information: Ungrouping hierarchy dp_tetris/mymove. (OPT-772)
Warning: Design 'top_module' inherited license information from design 'move_piece'. (DDB-74)
Information: Added key list 'DesignWare' to design 'top_module'. (DDB-72)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_dec_width5_DW01_dec_0'
  Processing 'DW01_inc_width5_DW01_inc_2'
  Processing 'DW01_add_width5_DW01_add_0'
  Mapping 'DW_cmp'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  600381.0      0.00       0.0       0.0                          
    0:00:04  600381.0      0.00       0.0       0.0                          
    0:00:04  600381.0      0.00       0.0       0.0                          
    0:00:04  600381.0      0.00       0.0       0.0                          
    0:00:04  600381.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  572013.0      0.00       0.0       0.0                          
    0:00:04  566541.0      0.00       0.0       0.0                          
    0:00:04  562581.0      0.00       0.0       0.0                          
    0:00:04  561213.0      0.00       0.0       0.0                          
    0:00:04  560637.0      0.00       0.0       0.0                          
    0:00:04  560493.0      0.00       0.0       0.0                          
    0:00:04  560493.0      0.00       0.0       0.0                          
    0:00:04  560493.0      0.00       0.0       0.0                          
    0:00:04  560493.0      0.00       0.0       0.0                          
    0:00:04  560493.0      0.00       0.0       0.0                          
    0:00:04  560493.0      0.00       0.0       0.0                          
    0:00:04  560493.0      0.00       0.0       0.0                          
    0:00:04  560493.0      0.00       0.0       0.0                          
    0:00:04  560493.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 4%, Ram Free: 19 GB, Swap Free: 12 GB, Work Disk Free: 1561 GB, Tmp Disk Free: 5 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
compile -incremental_mapping -map_effort medium
CPU Load: 4%, Ram Free: 19 GB, Swap Free: 12 GB, Work Disk Free: 1561 GB, Tmp Disk Free: 5 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1956                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 130                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 2                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dp_tetris/U51/B dp_tetris/U51/Y dp_tetris/U9/A dp_tetris/U9/Y 
Information: Timing loop detected. (OPT-150)
	dp_tetris/U49/B dp_tetris/U49/Y dp_tetris/U10/A dp_tetris/U10/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U51'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U49'
         to break a timing loop. (OPT-314)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  560493.0      0.00       0.0       0.0                          
    0:00:00  560493.0      0.00       0.0       0.0                          
    0:00:00  560493.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 4%, Ram Free: 19 GB, Swap Free: 12 GB, Work Disk Free: 1561 GB, Tmp Disk Free: 5 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
1
report_constraint -all_violators
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dp_tetris/U51/B dp_tetris/U51/Y dp_tetris/U9/A dp_tetris/U9/Y 
Information: Timing loop detected. (OPT-150)
	dp_tetris/U49/B dp_tetris/U49/Y dp_tetris/U10/A dp_tetris/U10/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U51'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'dp_tetris/U49'
         to break a timing loop. (OPT-314)
 
****************************************
Report : constraint
        -all_violators
Design : top_module
Version: U-2022.12-SP7
Date   : Mon Apr  1 20:03:29 2024
****************************************

This design has no violated constraints.

1
set filename [format "%s%s"  $my_toplevel ".vh"]
top_module.vh
write -f verilog -output $filename
Writing verilog file '/storage-home/p/pac9/spring2024/elec422/tetris-chip-project/Synthesis/top_module.vh'.
1
set filename [format "%s%s"  $my_toplevel ".sdc"]
top_module.sdc
write_sdc $filename
1
report_cell 
 
****************************************
Report : cell
Design : top_module
Version: U-2022.12-SP7
Date   : Mon Apr  1 20:03:29 2024
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
   mo - map_only
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        AND2X2          osu05_stdcells  288.000000
U2                        AND2X2          osu05_stdcells  288.000000
U3                        AND2X2          osu05_stdcells  288.000000
U4                        AND2X2          osu05_stdcells  288.000000
U5                        AND2X2          osu05_stdcells  288.000000
U6                        AND2X2          osu05_stdcells  288.000000
U7                        AND2X2          osu05_stdcells  288.000000
U8                        AND2X2          osu05_stdcells  288.000000
U9                        AND2X2          osu05_stdcells  288.000000
U10                       AND2X2          osu05_stdcells  288.000000
U11                       OR2X2           osu05_stdcells  288.000000
U12                       AND2X2          osu05_stdcells  288.000000
U13                       BUFX2           osu05_stdcells  216.000000
U14                       BUFX2           osu05_stdcells  216.000000
U15                       BUFX2           osu05_stdcells  216.000000
U16                       BUFX2           osu05_stdcells  216.000000
U17                       INVX2           osu05_stdcells  144.000000
U18                       INVX2           osu05_stdcells  144.000000
U19                       INVX2           osu05_stdcells  144.000000
U20                       INVX2           osu05_stdcells  144.000000
U21                       BUFX2           osu05_stdcells  216.000000
U22                       INVX2           osu05_stdcells  144.000000
U23                       INVX2           osu05_stdcells  144.000000
U24                       BUFX2           osu05_stdcells  216.000000
U25                       BUFX2           osu05_stdcells  216.000000
U26                       BUFX2           osu05_stdcells  216.000000
U27                       BUFX2           osu05_stdcells  216.000000
U28                       BUFX2           osu05_stdcells  216.000000
U29                       INVX2           osu05_stdcells  144.000000
U30                       INVX2           osu05_stdcells  144.000000
U31                       INVX2           osu05_stdcells  144.000000
U32                       OR2X1           osu05_stdcells  288.000000
U33                       BUFX2           osu05_stdcells  216.000000
U34                       BUFX2           osu05_stdcells  216.000000
U35                       BUFX2           osu05_stdcells  216.000000
U36                       BUFX2           osu05_stdcells  216.000000
U37                       BUFX2           osu05_stdcells  216.000000
U38                       BUFX2           osu05_stdcells  216.000000
U39                       BUFX2           osu05_stdcells  216.000000
U40                       BUFX2           osu05_stdcells  216.000000
U41                       INVX2           osu05_stdcells  144.000000
U42                       BUFX2           osu05_stdcells  216.000000
U43                       INVX2           osu05_stdcells  144.000000
U44                       BUFX2           osu05_stdcells  216.000000
U45                       INVX2           osu05_stdcells  144.000000
U46                       INVX2           osu05_stdcells  144.000000
U47                       INVX2           osu05_stdcells  144.000000
U48                       INVX2           osu05_stdcells  144.000000
U49                       BUFX2           osu05_stdcells  216.000000
U50                       INVX2           osu05_stdcells  144.000000
U51                       BUFX2           osu05_stdcells  216.000000
U52                       INVX2           osu05_stdcells  144.000000
U53                       INVX2           osu05_stdcells  144.000000
U54                       INVX2           osu05_stdcells  144.000000
U55                       INVX2           osu05_stdcells  144.000000
U56                       INVX2           osu05_stdcells  144.000000
U57                       INVX2           osu05_stdcells  144.000000
U58                       INVX2           osu05_stdcells  144.000000
U59                       INVX2           osu05_stdcells  144.000000
U60                       INVX2           osu05_stdcells  144.000000
U61                       INVX2           osu05_stdcells  144.000000
U62                       BUFX2           osu05_stdcells  216.000000
U63                       BUFX2           osu05_stdcells  216.000000
U64                       INVX2           osu05_stdcells  144.000000
U65                       BUFX2           osu05_stdcells  216.000000
U66                       BUFX2           osu05_stdcells  216.000000
U67                       BUFX2           osu05_stdcells  216.000000
U68                       BUFX2           osu05_stdcells  216.000000
U69                       BUFX2           osu05_stdcells  216.000000
U70                       BUFX2           osu05_stdcells  216.000000
U71                       INVX2           osu05_stdcells  144.000000
U72                       INVX2           osu05_stdcells  144.000000
U73                       INVX2           osu05_stdcells  144.000000
U74                       BUFX2           osu05_stdcells  216.000000
U75                       BUFX2           osu05_stdcells  216.000000
U76                       BUFX2           osu05_stdcells  216.000000
U77                       BUFX2           osu05_stdcells  216.000000
U78                       OR2X1           osu05_stdcells  288.000000
U79                       BUFX2           osu05_stdcells  216.000000
U80                       BUFX2           osu05_stdcells  216.000000
U81                       BUFX2           osu05_stdcells  216.000000
U82                       INVX2           osu05_stdcells  144.000000
U83                       INVX2           osu05_stdcells  144.000000
U84                       BUFX2           osu05_stdcells  216.000000
U85                       OR2X1           osu05_stdcells  288.000000
U86                       OR2X1           osu05_stdcells  288.000000
U87                       OR2X1           osu05_stdcells  288.000000
U88                       BUFX2           osu05_stdcells  216.000000
U89                       BUFX2           osu05_stdcells  216.000000
U90                       INVX2           osu05_stdcells  144.000000
U91                       INVX2           osu05_stdcells  144.000000
U92                       INVX2           osu05_stdcells  144.000000
U93                       INVX2           osu05_stdcells  144.000000
U94                       INVX2           osu05_stdcells  144.000000
U95                       INVX2           osu05_stdcells  144.000000
U96                       BUFX2           osu05_stdcells  216.000000
U97                       OR2X1           osu05_stdcells  288.000000
U98                       INVX2           osu05_stdcells  144.000000
U99                       AND2X2          osu05_stdcells  288.000000
U100                      AND2X2          osu05_stdcells  288.000000
U101                      INVX2           osu05_stdcells  144.000000
U102                      OR2X1           osu05_stdcells  288.000000
U103                      OR2X1           osu05_stdcells  288.000000
U104                      OR2X1           osu05_stdcells  288.000000
U105                      BUFX2           osu05_stdcells  216.000000
U106                      BUFX2           osu05_stdcells  216.000000
U107                      XOR2X1          osu05_stdcells  504.000000
U108                      XOR2X1          osu05_stdcells  504.000000
U109                      INVX2           osu05_stdcells  144.000000
U110                      INVX2           osu05_stdcells  144.000000
U111                      INVX2           osu05_stdcells  144.000000
U112                      INVX2           osu05_stdcells  144.000000
U113                      INVX2           osu05_stdcells  144.000000
U114                      INVX2           osu05_stdcells  144.000000
U115                      INVX2           osu05_stdcells  144.000000
U116                      INVX2           osu05_stdcells  144.000000
U117                      INVX2           osu05_stdcells  144.000000
U118                      INVX2           osu05_stdcells  144.000000
U119                      INVX2           osu05_stdcells  144.000000
U120                      INVX2           osu05_stdcells  144.000000
U121                      INVX2           osu05_stdcells  144.000000
U122                      INVX2           osu05_stdcells  144.000000
U123                      INVX2           osu05_stdcells  144.000000
U124                      INVX2           osu05_stdcells  144.000000
U125                      INVX2           osu05_stdcells  144.000000
U126                      INVX2           osu05_stdcells  144.000000
U127                      INVX2           osu05_stdcells  144.000000
U128                      INVX2           osu05_stdcells  144.000000
U129                      INVX2           osu05_stdcells  144.000000
U130                      INVX2           osu05_stdcells  144.000000
U131                      INVX2           osu05_stdcells  144.000000
U132                      INVX2           osu05_stdcells  144.000000
U133                      INVX2           osu05_stdcells  144.000000
U134                      INVX2           osu05_stdcells  144.000000
U135                      INVX2           osu05_stdcells  144.000000
U136                      INVX2           osu05_stdcells  144.000000
U137                      INVX2           osu05_stdcells  144.000000
U138                      INVX2           osu05_stdcells  144.000000
U139                      INVX2           osu05_stdcells  144.000000
U140                      INVX2           osu05_stdcells  144.000000
U141                      INVX2           osu05_stdcells  144.000000
U142                      INVX2           osu05_stdcells  144.000000
U143                      INVX2           osu05_stdcells  144.000000
U144                      INVX2           osu05_stdcells  144.000000
U145                      INVX2           osu05_stdcells  144.000000
U146                      INVX2           osu05_stdcells  144.000000
U147                      INVX2           osu05_stdcells  144.000000
U148                      INVX2           osu05_stdcells  144.000000
U149                      INVX2           osu05_stdcells  144.000000
U150                      INVX2           osu05_stdcells  144.000000
U151                      INVX2           osu05_stdcells  144.000000
U152                      INVX2           osu05_stdcells  144.000000
U153                      INVX2           osu05_stdcells  144.000000
U154                      INVX2           osu05_stdcells  144.000000
U155                      INVX2           osu05_stdcells  144.000000
U156                      INVX2           osu05_stdcells  144.000000
U157                      INVX2           osu05_stdcells  144.000000
U158                      INVX2           osu05_stdcells  144.000000
U159                      INVX2           osu05_stdcells  144.000000
U160                      INVX2           osu05_stdcells  144.000000
U161                      INVX2           osu05_stdcells  144.000000
U162                      INVX2           osu05_stdcells  144.000000
U163                      INVX2           osu05_stdcells  144.000000
U164                      INVX2           osu05_stdcells  144.000000
U165                      INVX2           osu05_stdcells  144.000000
U166                      INVX2           osu05_stdcells  144.000000
U167                      INVX2           osu05_stdcells  144.000000
U168                      INVX2           osu05_stdcells  144.000000
U169                      INVX2           osu05_stdcells  144.000000
U170                      INVX2           osu05_stdcells  144.000000
U171                      INVX2           osu05_stdcells  144.000000
U172                      INVX2           osu05_stdcells  144.000000
U173                      INVX2           osu05_stdcells  144.000000
U174                      INVX2           osu05_stdcells  144.000000
U175                      INVX2           osu05_stdcells  144.000000
U176                      INVX2           osu05_stdcells  144.000000
U177                      INVX2           osu05_stdcells  144.000000
U178                      INVX2           osu05_stdcells  144.000000
U179                      INVX2           osu05_stdcells  144.000000
U180                      INVX2           osu05_stdcells  144.000000
U181                      INVX2           osu05_stdcells  144.000000
U182                      INVX2           osu05_stdcells  144.000000
U183                      INVX2           osu05_stdcells  144.000000
U184                      INVX2           osu05_stdcells  144.000000
U185                      INVX2           osu05_stdcells  144.000000
U186                      INVX2           osu05_stdcells  144.000000
U187                      INVX2           osu05_stdcells  144.000000
U188                      INVX2           osu05_stdcells  144.000000
U189                      INVX2           osu05_stdcells  144.000000
U190                      INVX2           osu05_stdcells  144.000000
U191                      INVX2           osu05_stdcells  144.000000
U192                      INVX2           osu05_stdcells  144.000000
U193                      INVX2           osu05_stdcells  144.000000
U194                      INVX2           osu05_stdcells  144.000000
U195                      INVX2           osu05_stdcells  144.000000
U196                      INVX2           osu05_stdcells  144.000000
U197                      INVX2           osu05_stdcells  144.000000
U198                      INVX2           osu05_stdcells  144.000000
U199                      INVX2           osu05_stdcells  144.000000
U200                      INVX2           osu05_stdcells  144.000000
U201                      INVX2           osu05_stdcells  144.000000
U202                      INVX2           osu05_stdcells  144.000000
U203                      INVX2           osu05_stdcells  144.000000
U204                      INVX2           osu05_stdcells  144.000000
U205                      INVX2           osu05_stdcells  144.000000
U206                      INVX2           osu05_stdcells  144.000000
U207                      INVX2           osu05_stdcells  144.000000
U208                      INVX2           osu05_stdcells  144.000000
U209                      INVX2           osu05_stdcells  144.000000
U210                      INVX2           osu05_stdcells  144.000000
U211                      INVX2           osu05_stdcells  144.000000
U212                      INVX2           osu05_stdcells  144.000000
U213                      INVX2           osu05_stdcells  144.000000
U214                      INVX2           osu05_stdcells  144.000000
U215                      INVX2           osu05_stdcells  144.000000
U216                      INVX2           osu05_stdcells  144.000000
U217                      INVX2           osu05_stdcells  144.000000
U218                      INVX2           osu05_stdcells  144.000000
U219                      INVX2           osu05_stdcells  144.000000
U220                      INVX2           osu05_stdcells  144.000000
U221                      INVX2           osu05_stdcells  144.000000
U222                      INVX2           osu05_stdcells  144.000000
U223                      INVX2           osu05_stdcells  144.000000
U224                      INVX2           osu05_stdcells  144.000000
U225                      INVX2           osu05_stdcells  144.000000
U226                      INVX2           osu05_stdcells  144.000000
U227                      INVX2           osu05_stdcells  144.000000
U228                      INVX2           osu05_stdcells  144.000000
U229                      INVX2           osu05_stdcells  144.000000
U230                      INVX2           osu05_stdcells  144.000000
U231                      INVX2           osu05_stdcells  144.000000
U232                      INVX2           osu05_stdcells  144.000000
U233                      INVX2           osu05_stdcells  144.000000
U234                      INVX2           osu05_stdcells  144.000000
U235                      INVX2           osu05_stdcells  144.000000
U236                      INVX2           osu05_stdcells  144.000000
U237                      INVX2           osu05_stdcells  144.000000
U238                      INVX2           osu05_stdcells  144.000000
U239                      INVX2           osu05_stdcells  144.000000
U240                      INVX2           osu05_stdcells  144.000000
U241                      INVX2           osu05_stdcells  144.000000
U242                      INVX2           osu05_stdcells  144.000000
U243                      INVX2           osu05_stdcells  144.000000
U244                      INVX2           osu05_stdcells  144.000000
U245                      INVX2           osu05_stdcells  144.000000
U246                      INVX2           osu05_stdcells  144.000000
U247                      INVX2           osu05_stdcells  144.000000
U248                      INVX2           osu05_stdcells  144.000000
U249                      INVX2           osu05_stdcells  144.000000
U250                      INVX2           osu05_stdcells  144.000000
U251                      INVX2           osu05_stdcells  144.000000
U252                      INVX2           osu05_stdcells  144.000000
U253                      INVX2           osu05_stdcells  144.000000
U254                      INVX2           osu05_stdcells  144.000000
U255                      INVX2           osu05_stdcells  144.000000
U256                      INVX2           osu05_stdcells  144.000000
U257                      INVX2           osu05_stdcells  144.000000
U258                      INVX2           osu05_stdcells  144.000000
U259                      INVX2           osu05_stdcells  144.000000
U260                      INVX2           osu05_stdcells  144.000000
U261                      INVX2           osu05_stdcells  144.000000
U262                      INVX2           osu05_stdcells  144.000000
U263                      INVX2           osu05_stdcells  144.000000
U264                      INVX2           osu05_stdcells  144.000000
U265                      INVX2           osu05_stdcells  144.000000
U266                      INVX2           osu05_stdcells  144.000000
U267                      INVX2           osu05_stdcells  144.000000
U268                      INVX2           osu05_stdcells  144.000000
U269                      INVX2           osu05_stdcells  144.000000
U270                      INVX2           osu05_stdcells  144.000000
U271                      INVX2           osu05_stdcells  144.000000
U272                      INVX2           osu05_stdcells  144.000000
U273                      INVX2           osu05_stdcells  144.000000
U274                      INVX2           osu05_stdcells  144.000000
U275                      INVX2           osu05_stdcells  144.000000
U276                      INVX2           osu05_stdcells  144.000000
U277                      INVX2           osu05_stdcells  144.000000
U278                      INVX2           osu05_stdcells  144.000000
U279                      INVX2           osu05_stdcells  144.000000
U280                      INVX2           osu05_stdcells  144.000000
U281                      INVX2           osu05_stdcells  144.000000
U282                      INVX2           osu05_stdcells  144.000000
U283                      INVX2           osu05_stdcells  144.000000
U284                      INVX2           osu05_stdcells  144.000000
U285                      INVX2           osu05_stdcells  144.000000
U286                      INVX2           osu05_stdcells  144.000000
U287                      INVX2           osu05_stdcells  144.000000
U288                      INVX2           osu05_stdcells  144.000000
U289                      INVX2           osu05_stdcells  144.000000
U290                      INVX2           osu05_stdcells  144.000000
U291                      INVX2           osu05_stdcells  144.000000
U292                      INVX2           osu05_stdcells  144.000000
U293                      INVX2           osu05_stdcells  144.000000
U294                      INVX2           osu05_stdcells  144.000000
U295                      INVX2           osu05_stdcells  144.000000
U296                      INVX2           osu05_stdcells  144.000000
U297                      INVX2           osu05_stdcells  144.000000
U298                      INVX2           osu05_stdcells  144.000000
U299                      INVX2           osu05_stdcells  144.000000
U300                      INVX2           osu05_stdcells  144.000000
U301                      INVX2           osu05_stdcells  144.000000
U302                      INVX2           osu05_stdcells  144.000000
U303                      INVX2           osu05_stdcells  144.000000
U304                      INVX2           osu05_stdcells  144.000000
U305                      INVX2           osu05_stdcells  144.000000
U306                      INVX2           osu05_stdcells  144.000000
U307                      INVX2           osu05_stdcells  144.000000
U308                      INVX2           osu05_stdcells  144.000000
U309                      INVX2           osu05_stdcells  144.000000
U310                      INVX2           osu05_stdcells  144.000000
U311                      INVX2           osu05_stdcells  144.000000
U312                      INVX2           osu05_stdcells  144.000000
U313                      INVX2           osu05_stdcells  144.000000
U314                      INVX2           osu05_stdcells  144.000000
U315                      INVX2           osu05_stdcells  144.000000
U316                      INVX2           osu05_stdcells  144.000000
U317                      INVX2           osu05_stdcells  144.000000
U318                      INVX2           osu05_stdcells  144.000000
U319                      INVX2           osu05_stdcells  144.000000
U320                      INVX2           osu05_stdcells  144.000000
U321                      INVX2           osu05_stdcells  144.000000
U322                      INVX2           osu05_stdcells  144.000000
U323                      INVX2           osu05_stdcells  144.000000
U324                      INVX2           osu05_stdcells  144.000000
U325                      INVX2           osu05_stdcells  144.000000
U326                      INVX2           osu05_stdcells  144.000000
U327                      INVX2           osu05_stdcells  144.000000
U328                      INVX2           osu05_stdcells  144.000000
U329                      INVX2           osu05_stdcells  144.000000
U330                      INVX2           osu05_stdcells  144.000000
U331                      INVX2           osu05_stdcells  144.000000
U332                      INVX2           osu05_stdcells  144.000000
U333                      INVX2           osu05_stdcells  144.000000
U334                      INVX2           osu05_stdcells  144.000000
U335                      INVX2           osu05_stdcells  144.000000
U336                      INVX2           osu05_stdcells  144.000000
U337                      INVX2           osu05_stdcells  144.000000
U338                      INVX2           osu05_stdcells  144.000000
U339                      INVX2           osu05_stdcells  144.000000
U340                      INVX2           osu05_stdcells  144.000000
U341                      INVX2           osu05_stdcells  144.000000
U342                      INVX2           osu05_stdcells  144.000000
U343                      INVX2           osu05_stdcells  144.000000
U344                      INVX2           osu05_stdcells  144.000000
U345                      INVX2           osu05_stdcells  144.000000
U346                      INVX2           osu05_stdcells  144.000000
U347                      INVX2           osu05_stdcells  144.000000
U348                      INVX2           osu05_stdcells  144.000000
U349                      INVX2           osu05_stdcells  144.000000
U350                      INVX2           osu05_stdcells  144.000000
U351                      INVX2           osu05_stdcells  144.000000
U352                      INVX2           osu05_stdcells  144.000000
U353                      INVX2           osu05_stdcells  144.000000
U354                      INVX2           osu05_stdcells  144.000000
U355                      INVX2           osu05_stdcells  144.000000
U356                      INVX2           osu05_stdcells  144.000000
U357                      INVX2           osu05_stdcells  144.000000
U358                      INVX2           osu05_stdcells  144.000000
U359                      INVX2           osu05_stdcells  144.000000
U360                      INVX2           osu05_stdcells  144.000000
U361                      INVX2           osu05_stdcells  144.000000
U362                      INVX2           osu05_stdcells  144.000000
U363                      INVX2           osu05_stdcells  144.000000
U364                      INVX2           osu05_stdcells  144.000000
U365                      INVX2           osu05_stdcells  144.000000
U366                      INVX2           osu05_stdcells  144.000000
U367                      INVX2           osu05_stdcells  144.000000
U368                      INVX2           osu05_stdcells  144.000000
U369                      INVX2           osu05_stdcells  144.000000
U370                      INVX2           osu05_stdcells  144.000000
U371                      INVX2           osu05_stdcells  144.000000
U372                      INVX2           osu05_stdcells  144.000000
U373                      INVX2           osu05_stdcells  144.000000
U374                      INVX2           osu05_stdcells  144.000000
U375                      INVX2           osu05_stdcells  144.000000
U376                      INVX2           osu05_stdcells  144.000000
U377                      INVX2           osu05_stdcells  144.000000
U378                      INVX2           osu05_stdcells  144.000000
U379                      INVX2           osu05_stdcells  144.000000
U380                      INVX2           osu05_stdcells  144.000000
U381                      INVX2           osu05_stdcells  144.000000
U382                      INVX2           osu05_stdcells  144.000000
U383                      INVX2           osu05_stdcells  144.000000
U384                      INVX2           osu05_stdcells  144.000000
U385                      INVX2           osu05_stdcells  144.000000
U386                      INVX2           osu05_stdcells  144.000000
U387                      INVX2           osu05_stdcells  144.000000
U388                      INVX2           osu05_stdcells  144.000000
U389                      INVX2           osu05_stdcells  144.000000
U390                      INVX2           osu05_stdcells  144.000000
U391                      INVX2           osu05_stdcells  144.000000
U392                      INVX2           osu05_stdcells  144.000000
U393                      INVX2           osu05_stdcells  144.000000
U394                      INVX2           osu05_stdcells  144.000000
U395                      INVX2           osu05_stdcells  144.000000
U396                      INVX2           osu05_stdcells  144.000000
U397                      INVX2           osu05_stdcells  144.000000
U398                      INVX2           osu05_stdcells  144.000000
U399                      INVX2           osu05_stdcells  144.000000
U400                      INVX2           osu05_stdcells  144.000000
U401                      INVX2           osu05_stdcells  144.000000
U402                      INVX2           osu05_stdcells  144.000000
U403                      INVX2           osu05_stdcells  144.000000
U404                      INVX2           osu05_stdcells  144.000000
U405                      INVX2           osu05_stdcells  144.000000
U406                      INVX2           osu05_stdcells  144.000000
U407                      INVX2           osu05_stdcells  144.000000
U408                      INVX2           osu05_stdcells  144.000000
U409                      INVX2           osu05_stdcells  144.000000
U410                      INVX2           osu05_stdcells  144.000000
U411                      INVX2           osu05_stdcells  144.000000
U412                      INVX2           osu05_stdcells  144.000000
U413                      INVX2           osu05_stdcells  144.000000
U414                      INVX2           osu05_stdcells  144.000000
U415                      INVX2           osu05_stdcells  144.000000
U416                      NAND3X1         osu05_stdcells  324.000000
U417                      XOR2X1          osu05_stdcells  504.000000
U418                      NOR2X1          osu05_stdcells  216.000000
U419                      AOI21X1         osu05_stdcells  288.000000
U420                      NAND2X1         osu05_stdcells  216.000000
U421                      OAI21X1         osu05_stdcells  207.000000
U422                      XNOR2X1         osu05_stdcells  504.000000
U423                      NOR2X1          osu05_stdcells  216.000000
U424                      XOR2X1          osu05_stdcells  504.000000
dp_tetris/U3              AND2X2          osu05_stdcells  288.000000
dp_tetris/U4              AND2X2          osu05_stdcells  288.000000
dp_tetris/U5              AND2X2          osu05_stdcells  288.000000
dp_tetris/U6              AND2X2          osu05_stdcells  288.000000
dp_tetris/U7              AND2X2          osu05_stdcells  288.000000
dp_tetris/U8              AND2X2          osu05_stdcells  288.000000
dp_tetris/U9              INVX2           osu05_stdcells  144.000000
                                                                    d, so
dp_tetris/U10             INVX2           osu05_stdcells  144.000000
                                                                    d, so
dp_tetris/U49             OAI21X1         osu05_stdcells  207.000000
                                                                    so
dp_tetris/U50             NAND3X1         osu05_stdcells  324.000000
dp_tetris/U51             OAI21X1         osu05_stdcells  207.000000
                                                                    so
dp_tetris/U52             NAND3X1         osu05_stdcells  324.000000
dp_tetris/U54             NOR2X1          osu05_stdcells  216.000000
dp_tetris/U55             OR2X1           osu05_stdcells  288.000000
dp_tetris/U56             NOR2X1          osu05_stdcells  216.000000
                                                                    d
dp_tetris/U57             NOR2X1          osu05_stdcells  216.000000
                                                                    d
dp_tetris/U58             NAND2X1         osu05_stdcells  216.000000
dp_tetris/U59             NOR2X1          osu05_stdcells  216.000000
dp_tetris/U60             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U61             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U62             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U63             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U64             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U65             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U66             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U67             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U68             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U69             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U70             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U71             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U72             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U73             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U74             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U75             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U76             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U77             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U78             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U79             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U80             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U81             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U82             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U83             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U84             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U85             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U86             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U87             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U88             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U89             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U90             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U91             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U92             NAND3X1         osu05_stdcells  324.000000
dp_tetris/U93             NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U3       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U4       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U5       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U6       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U7       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U8       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U9       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U10      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U11      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U12      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U14      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U15      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U16      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U20      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U21      INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U23      INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U88      INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U274     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U275     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U278     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U279     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U294     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U295     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U296     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U297     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U298     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U299     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U300     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U301     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U302     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U303     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U304     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U305     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U306     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U307     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U308     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U309     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U310     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U311     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U312     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U313     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U314     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U315     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U316     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U317     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U318     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U319     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U320     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U321     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U322     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U323     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U324     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U325     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U326     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U327     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U328     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U329     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U330     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U331     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U332     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U333     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U334     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U335     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U336     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U337     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U338     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U339     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U340     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U341     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U342     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U343     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U344     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U345     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U346     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U347     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U348     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U349     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U350     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U351     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U352     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U353     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U354     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U355     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U356     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U357     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U358     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U359     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U360     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U361     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U362     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U363     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U364     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U365     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U366     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U367     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U368     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U369     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U370     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U371     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U372     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U373     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U374     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U375     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U376     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U377     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U378     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U379     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U380     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U381     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U382     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U383     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U384     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U385     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U386     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U387     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U388     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U389     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U390     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U391     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U392     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U393     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U394     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U395     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U396     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U397     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U398     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U399     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U400     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U401     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U402     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U403     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U404     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U405     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U406     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U407     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U408     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U409     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U410     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U411     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U412     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U413     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U414     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U415     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U416     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U417     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U418     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U419     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U420     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U421     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U422     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U423     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U424     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U425     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U426     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U427     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U428     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U429     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U430     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U431     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U432     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U433     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U434     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U435     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U436     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U437     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U438     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U439     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U440     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U441     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U442     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U443     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U444     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U445     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U446     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U447     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U448     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U449     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U450     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U451     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U452     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U453     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U454     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U455     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U456     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U457     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U458     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U459     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U460     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U461     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U462     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U463     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U464     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U465     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U466     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U467     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U468     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U469     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U470     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U471     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U472     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U473     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U474     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U475     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U476     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U477     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U478     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U479     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U480     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U481     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U482     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U483     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U484     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U485     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U486     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U487     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U488     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U489     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U490     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U491     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U492     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U493     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U494     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U495     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U496     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U497     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U498     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U499     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U500     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U501     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U502     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U503     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U504     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U505     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U506     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U507     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U508     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U509     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U510     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U511     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U512     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U513     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U514     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U515     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U516     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U517     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U518     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U519     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U520     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U521     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U522     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U523     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U524     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U525     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U526     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U527     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U528     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U529     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U530     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U531     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U532     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U533     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U534     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U535     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U536     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U537     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U538     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U539     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U540     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U541     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U542     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U543     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U544     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U545     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U546     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U547     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U548     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U549     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U550     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U551     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U552     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U553     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U554     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U555     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U556     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U557     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U558     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U559     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U560     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U561     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U562     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U563     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U564     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U565     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U566     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U567     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U568     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U569     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U570     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U571     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U572     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U573     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U574     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U575     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U576     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U577     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U578     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U579     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U580     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U581     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U582     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U583     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U584     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U585     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U586     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U587     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U588     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U589     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U590     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U591     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U592     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U593     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U594     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U595     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U596     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U597     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U598     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U599     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U600     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U601     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U602     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U603     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U604     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U605     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U606     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U607     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U608     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U609     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U610     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U611     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U612     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U613     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U614     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U615     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U616     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U617     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U618     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U619     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U620     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U621     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U622     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U623     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U624     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U625     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U626     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U627     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U628     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U629     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U630     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U631     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U632     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U633     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U634     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U635     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U636     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U637     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U638     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U639     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U640     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U641     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U642     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U643     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U644     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U645     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U646     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U647     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U648     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U649     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U650     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U651     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U652     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U653     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U654     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U655     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U656     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U657     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U658     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U659     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U660     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U661     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U662     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U663     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U664     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U665     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U666     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U667     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U668     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U669     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U670     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U671     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U672     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U673     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U674     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U675     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U676     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U677     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U678     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U679     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U680     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U681     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U682     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U683     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U684     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U685     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U686     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U687     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U688     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U689     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U690     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U691     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U692     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U693     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U694     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U695     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U696     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U697     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U698     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U699     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U700     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U701     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U702     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U703     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U704     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U705     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U706     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U707     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U708     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U709     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U710     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U711     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U712     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U713     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U714     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U715     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U716     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U717     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U718     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U719     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U720     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U721     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U722     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U723     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U724     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U725     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U726     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U727     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U728     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U729     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U730     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U731     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U732     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U733     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U734     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U735     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U736     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U737     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U738     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U739     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U740     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U741     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U742     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U743     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U744     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U745     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U746     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U747     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U748     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U749     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U750     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U751     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U752     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U753     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U754     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U755     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U756     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U757     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U758     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U759     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U760     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U761     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U762     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U763     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U764     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U765     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U766     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U767     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U768     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U769     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U770     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U771     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U772     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U773     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U774     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U775     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U776     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U777     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U778     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U779     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U781     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U782     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U784     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U785     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U786     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U787     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U788     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U789     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U790     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U791     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U792     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U793     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U794     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U795     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U796     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U797     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U798     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U799     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U800     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U801     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U802     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U803     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U804     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U805     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U806     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U807     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U808     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U809     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U810     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U811     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U812     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U813     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U814     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U815     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U816     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U817     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U818     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U819     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U820     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U821     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U822     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U823     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U824     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U825     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U826     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U827     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U828     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U829     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U830     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U831     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U832     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U833     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U834     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U835     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U836     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U837     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U838     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U839     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U840     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U841     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U842     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U843     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U844     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U845     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U846     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U847     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U848     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U849     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U850     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U851     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U852     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U853     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U854     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U856     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U857     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U858     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U859     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U860     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U861     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U862     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U863     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U864     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U865     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U866     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U867     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U868     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U869     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U870     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U871     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U872     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U873     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U874     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U875     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U876     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U877     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U878     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U879     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U880     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U881     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U882     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U883     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U884     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U885     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U886     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U887     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U888     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U889     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U890     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U891     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U892     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U893     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U894     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U895     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U896     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U897     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U898     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U899     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U900     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U901     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U902     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U903     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U904     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U905     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U906     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U907     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U908     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U909     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U910     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U911     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U912     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U913     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U914     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U915     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U916     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U917     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U918     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U919     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U920     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U921     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U922     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U923     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U924     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U925     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U926     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U927     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U928     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U929     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U930     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U931     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U932     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U933     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U934     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U935     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U936     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U937     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U938     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U940     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U941     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U942     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U943     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U944     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U945     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U946     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U947     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U948     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U949     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U950     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U951     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U952     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U953     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U954     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U955     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U956     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U957     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U958     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U959     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U960     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U961     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U962     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U963     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U964     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U965     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U966     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U967     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U968     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U969     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U970     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U971     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U972     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U973     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U974     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U975     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U976     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U977     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U978     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U979     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U980     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U981     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U982     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U983     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U984     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U985     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U986     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U987     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U988     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U989     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U990     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U992     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U993     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U994     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U995     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U996     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U997     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U998     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U999     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1000    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1001    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1002    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1003    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1004    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1005    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1006    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1007    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1008    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1009    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1010    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1011    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1012    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1013    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1014    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1015    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1016    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1017    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1018    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1019    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1020    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1021    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1022    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1023    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1024    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1025    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1026    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1027    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1028    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1029    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1030    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1031    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1032    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1033    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1034    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1035    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1036    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1037    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1038    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1039    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1040    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1041    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1042    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1043    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1044    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1045    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1046    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1047    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1048    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1049    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1050    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1051    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1052    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1054    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1055    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1056    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1057    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1058    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1059    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1060    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1061    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1062    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1063    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1064    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1065    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1066    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1067    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1068    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1069    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1070    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1071    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1072    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1073    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1074    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1075    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1076    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1077    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1078    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1079    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1080    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1081    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1082    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1083    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1084    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1085    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1086    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1087    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1088    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1089    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1090    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1091    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1092    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1093    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1094    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1095    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1096    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1097    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1098    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1099    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1100    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1101    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1102    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1103    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1104    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1105    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1106    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1107    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1108    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1109    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1111    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1112    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1113    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1114    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1115    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1116    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1117    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1118    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1119    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1120    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1121    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1122    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1123    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1124    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1125    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1126    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1127    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1128    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1129    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1130    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1131    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1132    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1133    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1134    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1135    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1136    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1137    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1138    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1139    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1140    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1141    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1142    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1143    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1144    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1145    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1146    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1147    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1148    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1149    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1150    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1151    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1152    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1153    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1154    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1155    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1156    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1157    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1158    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1159    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1160    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1161    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1162    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1163    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1164    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1165    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1166    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1167    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1168    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1169    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1170    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1171    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1172    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1173    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1174    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1175    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1176    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1177    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1178    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1179    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1180    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1181    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1182    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1183    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1186    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1187    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1188    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1189    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1190    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1191    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1192    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1193    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1194    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1195    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1196    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1197    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1198    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1199    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1200    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1201    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1202    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1203    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1204    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1205    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1206    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1207    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1208    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1209    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1210    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1211    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1212    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1213    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1214    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1215    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1216    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1217    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1218    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1219    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1220    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1221    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1222    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1223    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1224    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1225    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1227    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1228    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1229    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1230    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1231    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1232    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1233    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1234    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1235    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1236    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1237    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1238    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1239    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1240    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1241    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1242    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1243    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1244    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1245    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1246    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1247    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1248    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1249    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1250    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1251    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1252    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1253    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1254    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1256    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1257    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1258    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1259    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1260    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1261    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1262    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1263    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1264    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1265    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1266    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1267    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1268    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1269    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1270    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1272    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1273    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1274    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1275    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1276    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1277    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1278    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1279    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1280    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1281    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1282    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1283    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1284    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1285    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1286    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1287    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1288    NOR3X1          osu05_stdcells  576.000000
dp_tetris/mymove/U1289    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1290    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1291    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1292    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1293    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1294    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1295    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1296    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1298    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1299    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1301    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1302    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1303    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1304    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1305    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1307    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1308    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1309    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1311    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1312    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1313    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1314    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1315    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1316    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1317    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1318    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1319    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1320    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1321    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1322    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1323    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1324    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1325    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1326    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1327    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1328    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1329    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1330    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1331    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1332    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1333    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1334    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1335    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1337    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1338    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1339    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1340    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1341    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1342    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1343    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1344    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1345    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1346    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1347    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1348    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1349    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1350    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1351    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1352    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1353    XNOR2X1         osu05_stdcells  504.000000
dp_tetris/mymove/U1354    XNOR2X1         osu05_stdcells  504.000000
dp_tetris/mymove/U1355    XNOR2X1         osu05_stdcells  504.000000
dp_tetris/mymove/U1356    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1357    XNOR2X1         osu05_stdcells  504.000000
dp_tetris/mymove/U1358    XNOR2X1         osu05_stdcells  504.000000
dp_tetris/mymove/U1359    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1360    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1361    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1362    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1363    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1364    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1365    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1366    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1367    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1368    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1369    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1370    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1371    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1372    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1373    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1374    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1375    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1376    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1377    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1378    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1379    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1380    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1381    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1383    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1384    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1385    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1386    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1387    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1388    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1389    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1390    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1391    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1392    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1393    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1395    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/location_temp_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_rotation_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_rotation_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_rotation_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_rotation_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/r1239/U1_1_1
                          HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_tetris/mymove/r1239/U1_1_2
                          HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_tetris/mymove/r1239/U1_1_3
                          HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_tetris/mymove/rotation_temp_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/rotation_temp_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/touched_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/U3     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U4     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U5     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U6     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U7     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U8     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U9     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U10    AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U11    AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U98    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U99    NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U100   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U101   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U102   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U103   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U104   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U105   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U106   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U107   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U108   OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U109   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U110   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U111   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U112   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U113   OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U114   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U115   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U116   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U117   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U118   XOR2X1          osu05_stdcells  504.000000
dp_tetris/myredraw/U119   OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U120   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U121   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U122   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U123   OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U124   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U125   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U126   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U127   OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U128   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U129   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U130   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U131   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U132   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U133   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U134   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U135   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U136   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U137   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U138   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U139   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U140   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U141   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U142   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U143   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U144   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U145   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U146   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U147   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U148   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U149   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U150   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U151   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U152   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U153   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U154   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U155   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U156   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U157   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U158   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U159   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U160   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U161   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U162   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U163   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U164   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U165   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U166   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U167   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U168   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U169   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U170   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U171   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U172   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U173   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U174   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U175   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U176   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U177   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U178   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U179   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U180   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U181   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U182   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U183   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U184   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U185   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U186   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U187   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U188   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U189   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U190   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U191   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U192   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U193   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U194   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U195   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U196   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U197   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U198   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U199   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U200   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U201   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U202   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U203   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U204   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U205   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U206   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U207   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U208   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U209   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U210   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U211   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U212   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U213   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U214   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U215   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U216   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U217   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U218   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U219   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U220   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U221   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U222   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U223   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U224   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U225   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U226   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U227   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U228   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U229   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U230   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U231   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U232   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U233   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U234   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U235   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U236   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U237   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U238   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U239   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U240   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U241   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U242   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U243   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U244   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U245   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U246   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U247   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U248   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U249   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U250   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U251   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U252   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U253   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U254   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U255   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U256   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U257   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U258   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U259   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U260   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U261   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U262   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U263   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U264   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U265   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U266   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U267   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U268   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U269   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U270   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U271   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U272   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U273   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U274   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U275   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U276   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U277   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U278   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U279   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U280   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U281   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U282   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U283   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U284   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U285   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U286   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U287   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U288   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U289   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U290   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U291   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U292   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U293   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U295   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U296   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U297   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U298   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U299   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U300   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U301   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U302   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U303   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U304   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U305   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U306   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U307   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U308   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U309   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U310   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U311   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U312   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U313   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U314   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U315   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/board_out_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/error_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_error_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/U3        AND2X2          osu05_stdcells  288.000000
dp_tetris/myrng/U4        AND2X2          osu05_stdcells  288.000000
dp_tetris/myrng/U8        OAI21X1         osu05_stdcells  207.000000
dp_tetris/myrng/U9        OAI21X1         osu05_stdcells  207.000000
dp_tetris/myrng/U10       NOR2X1          osu05_stdcells  216.000000
dp_tetris/myrng/random_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/random_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/temp_rand_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/temp_rand_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/U9             OR2X1           osu05_stdcells  288.000000
fsm_tetris/U10            OAI21X1         osu05_stdcells  207.000000
fsm_tetris/U11            OAI21X1         osu05_stdcells  207.000000
fsm_tetris/U12            OAI21X1         osu05_stdcells  207.000000
fsm_tetris/U13            NOR2X1          osu05_stdcells  216.000000
fsm_tetris/U14            NAND2X1         osu05_stdcells  216.000000
fsm_tetris/U15            NAND2X1         osu05_stdcells  216.000000
fsm_tetris/U16            NOR2X1          osu05_stdcells  216.000000
fsm_tetris/U17            AOI22X1         osu05_stdcells  360.000000
fsm_tetris/U18            OAI22X1         osu05_stdcells  360.000000
fsm_tetris/U19            NAND3X1         osu05_stdcells  324.000000
fsm_tetris/U20            NOR2X1          osu05_stdcells  216.000000
fsm_tetris/next_state_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/next_state_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/next_state_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/state_reg[0]   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/state_reg[1]   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/state_reg[2]   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
--------------------------------------------------------------------------------
Total 1956 cells                                          560493.000000
1
report_area 
 
****************************************
Report : area
Design : top_module
Version: U-2022.12-SP7
Date   : Mon Apr  1 20:03:30 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                           37
Number of nets:                          1964
Number of cells:                         1956
Number of combinational cells:           1826
Number of sequential cells:               130
Number of macros/black boxes:               0
Number of buf/inv:                        399
Number of references:                      17

Combinational area:             448173.000000
Buf/Inv area:                    60552.000000
Noncombinational area:          112320.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                560493.000000
Total area:                 undefined
1
report_timing -path full -delay max -max_paths 3 -nworst 1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : top_module
Version: U-2022.12-SP7
Date   : Mon Apr  1 20:03:30 2024
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: fsm_tetris/state_reg[2]
              (falling edge-triggered flip-flop)
  Endpoint: board_out[2]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fsm_tetris/state_reg[2]/CLK (DFFNEGX1)                  0.00       0.00 f
  fsm_tetris/state_reg[2]/Q (DFFNEGX1)                    0.57       0.57 r
  U266/Y (INVX2)                                          0.27       0.84 f
  dp_tetris/U92/Y (NAND3X1)                               0.81       1.65 r
  U94/Y (INVX2)                                           0.24       1.89 f
  U37/Y (BUFX2)                                           0.34       2.23 f
  U17/Y (INVX2)                                           0.44       2.67 r
  dp_tetris/U69/Y (AOI22X1)                               0.39       3.07 f
  U220/Y (INVX2)                                          0.24       3.31 r
  board_out[2] (out)                                      0.00       3.31 r
  data arrival time                                                  3.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fsm_tetris/state_reg[2]
              (falling edge-triggered flip-flop)
  Endpoint: board_out[21]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fsm_tetris/state_reg[2]/CLK (DFFNEGX1)                  0.00       0.00 f
  fsm_tetris/state_reg[2]/Q (DFFNEGX1)                    0.57       0.57 r
  U266/Y (INVX2)                                          0.27       0.84 f
  dp_tetris/U92/Y (NAND3X1)                               0.81       1.65 r
  U94/Y (INVX2)                                           0.24       1.89 f
  U37/Y (BUFX2)                                           0.34       2.23 f
  U17/Y (INVX2)                                           0.44       2.67 r
  dp_tetris/U78/Y (AOI22X1)                               0.39       3.06 f
  U184/Y (INVX2)                                          0.22       3.28 r
  board_out[21] (out)                                     0.00       3.28 r
  data arrival time                                                  3.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fsm_tetris/state_reg[2]
              (falling edge-triggered flip-flop)
  Endpoint: board_out[23]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fsm_tetris/state_reg[2]/CLK (DFFNEGX1)                  0.00       0.00 f
  fsm_tetris/state_reg[2]/Q (DFFNEGX1)                    0.57       0.57 r
  U266/Y (INVX2)                                          0.27       0.84 f
  dp_tetris/U92/Y (NAND3X1)                               0.81       1.65 r
  U94/Y (INVX2)                                           0.24       1.89 f
  U37/Y (BUFX2)                                           0.34       2.23 f
  U17/Y (INVX2)                                           0.44       2.67 r
  dp_tetris/U76/Y (AOI22X1)                               0.35       3.02 f
  U196/Y (INVX2)                                          0.24       3.26 r
  board_out[23] (out)                                     0.00       3.26 r
  data arrival time                                                  3.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
report_power
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : top_module
Version: U-2022.12-SP7
Date   : Mon Apr  1 20:03:30 2024
****************************************


Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 854.5782 uW   (69%)
  Net Switching Power  = 376.1151 uW   (31%)
                         ---------
Total Dynamic Power    =   1.2307 mW  (100%)

Cell Leakage Power     = 153.8031 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.7185        5.3406e-03           32.1316            0.7239  (  58.81%)
combinational      0.1361            0.3708          121.6715            0.5070  (  41.19%)
--------------------------------------------------------------------------------------------------
Total              0.8546 mW         0.3761 mW       153.8031 nW         1.2308 mW
1
redirect timing.rep { report_timing }
redirect cell.rep { report_cell }
redirect power.rep { report_power }
quit

Memory usage for this session 155 Mbytes.
Memory usage for this session including child processes 155 Mbytes.
CPU usage for this session 9 seconds ( 0.00 hours ).
Elapsed time for this session 11 seconds ( 0.00 hours ).

Thank you...
