
build/main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000a30  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  2 .ram_code     00000000  10000800  10000800  0001042c  2**0
                  CONTENTS
  3 PSRAM_DATA    00000000  10000800  10000800  0001042c  2**0
                  CONTENTS
  4 PSRAM_BSS     00000000  10000800  10000800  0001042c  2**0
                  CONTENTS
  5 .data         0000042c  20000000  0c000a30  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000000c  2000042c  0c000e5c  0001042c  2**2
                  ALLOC
  7 .no_init      00000014  2000ffc0  2000ffc0  00017fc0  2**2
                  ALLOC
  8 DSRAM2_DATA   00000000  30000000  30000000  0001042c  2**0
                  CONTENTS
  9 DSRAM2_BSS    00000000  30000000  30000000  0001042c  2**0
                  CONTENTS
 10 .debug_aranges 00000108  00000000  00000000  00010430  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00001683  00000000  00000000  00010538  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000005ed  00000000  00000000  00011bbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001123  00000000  00000000  000121a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000002ac  00000000  00000000  000132cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00072e99  00000000  00000000  00013578  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    0000043c  00000000  00000000  00086411  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000098  00000000  00000000  0008684d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .build_attributes 000001c2  00000000  00000000  000868e5  2**0
                  CONTENTS, READONLY
 19 .debug_macro  0001819b  00000000  00000000  00086aa7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

/* ================== START OF VECTOR ROUTINES ============================= */
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>

	.align	1
    .thumb
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)

 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c000a30 	.word	0x0c000a30
 800024c:	20000000 	.word	0x20000000
 8000250:	0000042c 	.word	0x0000042c
 8000254:	0c000e5c 	.word	0x0c000e5c
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c000a30 	.word	0x0c000a30
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c000a30 	.word	0x0c000a30
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	2000042c 	.word	0x2000042c
 800027c:	00000008 	.word	0x00000008
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

/* ================== START OF VECTOR ROUTINES ============================= */
 8000290:	10000800 	.word	0x10000800

	.align	1
    .thumb
 8000294:	080005cd 	.word	0x080005cd
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000298:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 800029c:	08000278 	.word	0x08000278
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 80002a0:	08000278 	.word	0x08000278
	ldr	r4, =__zero_table_end__
 80002a4:	08000290 	.word	0x08000290
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 80002a8:	080009cd 	.word	0x080009cd
    blx  r0
#endif

    ldr  r0, =main
 80002ac:	080002d9 	.word	0x080002d9

080002b0 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <XMC_GPIO_ToggleOutput>:
 * and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	460b      	mov	r3, r1
 80002be:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10001U << pin;
 80002c0:	78fb      	ldrb	r3, [r7, #3]
 80002c2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80002c6:	409a      	lsls	r2, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	605a      	str	r2, [r3, #4]
}
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop

080002d8 <main>:
#include <xmc_gpio.h>

int main(void) {
 80002d8:	b580      	push	{r7, lr}
 80002da:	b084      	sub	sp, #16
 80002dc:	af00      	add	r7, sp, #0
  const XMC_GPIO_CONFIG_t LED_config = \
 80002de:	4a0d      	ldr	r2, [pc, #52]	; (8000314 <main+0x3c>)
 80002e0:	463b      	mov	r3, r7
 80002e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80002e4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        {.mode=XMC_GPIO_MODE_OUTPUT_PUSH_PULL,\
         .output_level=XMC_GPIO_OUTPUT_LEVEL_LOW,\
         .output_strength=XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE};

  XMC_GPIO_Init(XMC_GPIO_PORT1, 0, &LED_config);
 80002e8:	463b      	mov	r3, r7
 80002ea:	480b      	ldr	r0, [pc, #44]	; (8000318 <main+0x40>)
 80002ec:	2100      	movs	r1, #0
 80002ee:	461a      	mov	r2, r3
 80002f0:	f000 f876 	bl	80003e0 <XMC_GPIO_Init>

  while(1) {
    for(int32_t waiter=(1<<20); waiter >= 0; waiter--);
 80002f4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80002f8:	60fb      	str	r3, [r7, #12]
 80002fa:	e002      	b.n	8000302 <main+0x2a>
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	3b01      	subs	r3, #1
 8000300:	60fb      	str	r3, [r7, #12]
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	2b00      	cmp	r3, #0
 8000306:	daf9      	bge.n	80002fc <main+0x24>
    XMC_GPIO_ToggleOutput(XMC_GPIO_PORT1, 0);
 8000308:	4803      	ldr	r0, [pc, #12]	; (8000318 <main+0x40>)
 800030a:	2100      	movs	r1, #0
 800030c:	f7ff ffd2 	bl	80002b4 <XMC_GPIO_ToggleOutput>
  }
 8000310:	e7f0      	b.n	80002f4 <main+0x1c>
 8000312:	bf00      	nop
 8000314:	08000a1c 	.word	0x08000a1c
 8000318:	48028100 	.word	0x48028100

0800031c <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	460b      	mov	r3, r1
 8000326:	70fb      	strb	r3, [r7, #3]
 8000328:	4613      	mov	r3, r2
 800032a:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 800032c:	78fb      	ldrb	r3, [r7, #3]
 800032e:	089b      	lsrs	r3, r3, #2
 8000330:	b2db      	uxtb	r3, r3
 8000332:	4618      	mov	r0, r3
 8000334:	78fb      	ldrb	r3, [r7, #3]
 8000336:	089b      	lsrs	r3, r3, #2
 8000338:	b2db      	uxtb	r3, r3
 800033a:	461a      	mov	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	3204      	adds	r2, #4
 8000340:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000344:	78fb      	ldrb	r3, [r7, #3]
 8000346:	f003 0303 	and.w	r3, r3, #3
 800034a:	00db      	lsls	r3, r3, #3
 800034c:	4619      	mov	r1, r3
 800034e:	23f8      	movs	r3, #248	; 0xf8
 8000350:	408b      	lsls	r3, r1
 8000352:	43db      	mvns	r3, r3
 8000354:	ea02 0103 	and.w	r1, r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	1d02      	adds	r2, r0, #4
 800035c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000360:	78fb      	ldrb	r3, [r7, #3]
 8000362:	089b      	lsrs	r3, r3, #2
 8000364:	b2db      	uxtb	r3, r3
 8000366:	4618      	mov	r0, r3
 8000368:	78fb      	ldrb	r3, [r7, #3]
 800036a:	089b      	lsrs	r3, r3, #2
 800036c:	b2db      	uxtb	r3, r3
 800036e:	461a      	mov	r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	3204      	adds	r2, #4
 8000374:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000378:	78bb      	ldrb	r3, [r7, #2]
 800037a:	78f9      	ldrb	r1, [r7, #3]
 800037c:	f001 0103 	and.w	r1, r1, #3
 8000380:	00c9      	lsls	r1, r1, #3
 8000382:	408b      	lsls	r3, r1
 8000384:	ea42 0103 	orr.w	r1, r2, r3
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	1d02      	adds	r2, r0, #4
 800038c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000390:	370c      	adds	r7, #12
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop

0800039c <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
 80003a4:	460b      	mov	r3, r1
 80003a6:	70fb      	strb	r3, [r7, #3]
 80003a8:	4613      	mov	r3, r2
 80003aa:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80003b0:	78fb      	ldrb	r3, [r7, #3]
 80003b2:	005b      	lsls	r3, r3, #1
 80003b4:	4619      	mov	r1, r3
 80003b6:	2303      	movs	r3, #3
 80003b8:	408b      	lsls	r3, r1
 80003ba:	43db      	mvns	r3, r3
 80003bc:	401a      	ands	r2, r3
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80003c6:	78bb      	ldrb	r3, [r7, #2]
 80003c8:	78f9      	ldrb	r1, [r7, #3]
 80003ca:	0049      	lsls	r1, r1, #1
 80003cc:	408b      	lsls	r3, r1
 80003ce:	431a      	orrs	r2, r3
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	675a      	str	r2, [r3, #116]	; 0x74
}
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop

080003e0 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b085      	sub	sp, #20
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	60f8      	str	r0, [r7, #12]
 80003e8:	460b      	mov	r3, r1
 80003ea:	607a      	str	r2, [r7, #4]
 80003ec:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 80003ee:	7afb      	ldrb	r3, [r7, #11]
 80003f0:	089b      	lsrs	r3, r3, #2
 80003f2:	b2db      	uxtb	r3, r3
 80003f4:	4618      	mov	r0, r3
 80003f6:	7afb      	ldrb	r3, [r7, #11]
 80003f8:	089b      	lsrs	r3, r3, #2
 80003fa:	b2db      	uxtb	r3, r3
 80003fc:	461a      	mov	r2, r3
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	3204      	adds	r2, #4
 8000402:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000406:	7afb      	ldrb	r3, [r7, #11]
 8000408:	f003 0303 	and.w	r3, r3, #3
 800040c:	00db      	lsls	r3, r3, #3
 800040e:	4619      	mov	r1, r3
 8000410:	23f8      	movs	r3, #248	; 0xf8
 8000412:	408b      	lsls	r3, r1
 8000414:	43db      	mvns	r3, r3
 8000416:	ea02 0103 	and.w	r1, r2, r3
 800041a:	68fb      	ldr	r3, [r7, #12]
 800041c:	1d02      	adds	r2, r0, #4
 800041e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000426:	7afb      	ldrb	r3, [r7, #11]
 8000428:	005b      	lsls	r3, r3, #1
 800042a:	4619      	mov	r1, r3
 800042c:	2303      	movs	r3, #3
 800042e:	408b      	lsls	r3, r1
 8000430:	43db      	mvns	r3, r3
 8000432:	401a      	ands	r2, r3
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	4a37      	ldr	r2, [pc, #220]	; (8000518 <XMC_GPIO_Init+0x138>)
 800043c:	4293      	cmp	r3, r2
 800043e:	d003      	beq.n	8000448 <XMC_GPIO_Init+0x68>
 8000440:	68fb      	ldr	r3, [r7, #12]
 8000442:	4a36      	ldr	r2, [pc, #216]	; (800051c <XMC_GPIO_Init+0x13c>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d10a      	bne.n	800045e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800044c:	7afb      	ldrb	r3, [r7, #11]
 800044e:	2101      	movs	r1, #1
 8000450:	fa01 f303 	lsl.w	r3, r1, r3
 8000454:	43db      	mvns	r3, r3
 8000456:	401a      	ands	r2, r3
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	661a      	str	r2, [r3, #96]	; 0x60
 800045c:	e03c      	b.n	80004d8 <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	685a      	ldr	r2, [r3, #4]
 8000462:	7afb      	ldrb	r3, [r7, #11]
 8000464:	409a      	lsls	r2, r3
 8000466:	68fb      	ldr	r3, [r7, #12]
 8000468:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 800046a:	7afb      	ldrb	r3, [r7, #11]
 800046c:	08db      	lsrs	r3, r3, #3
 800046e:	b2db      	uxtb	r3, r3
 8000470:	4618      	mov	r0, r3
 8000472:	7afb      	ldrb	r3, [r7, #11]
 8000474:	08db      	lsrs	r3, r3, #3
 8000476:	b2db      	uxtb	r3, r3
 8000478:	461a      	mov	r2, r3
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	3210      	adds	r2, #16
 800047e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000482:	7afb      	ldrb	r3, [r7, #11]
 8000484:	f003 0307 	and.w	r3, r3, #7
 8000488:	009b      	lsls	r3, r3, #2
 800048a:	4619      	mov	r1, r3
 800048c:	2307      	movs	r3, #7
 800048e:	408b      	lsls	r3, r1
 8000490:	43db      	mvns	r3, r3
 8000492:	ea02 0103 	and.w	r1, r2, r3
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	f100 0210 	add.w	r2, r0, #16
 800049c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 80004a0:	7afb      	ldrb	r3, [r7, #11]
 80004a2:	08db      	lsrs	r3, r3, #3
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	4618      	mov	r0, r3
 80004a8:	7afb      	ldrb	r3, [r7, #11]
 80004aa:	08db      	lsrs	r3, r3, #3
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	461a      	mov	r2, r3
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	3210      	adds	r2, #16
 80004b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	7a1b      	ldrb	r3, [r3, #8]
 80004bc:	4619      	mov	r1, r3
 80004be:	7afb      	ldrb	r3, [r7, #11]
 80004c0:	f003 0307 	and.w	r3, r3, #7
 80004c4:	009b      	lsls	r3, r3, #2
 80004c6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ca:	ea42 0103 	orr.w	r1, r2, r3
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	f100 0210 	add.w	r2, r0, #16
 80004d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80004d8:	7afb      	ldrb	r3, [r7, #11]
 80004da:	089b      	lsrs	r3, r3, #2
 80004dc:	b2db      	uxtb	r3, r3
 80004de:	4618      	mov	r0, r3
 80004e0:	7afb      	ldrb	r3, [r7, #11]
 80004e2:	089b      	lsrs	r3, r3, #2
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	461a      	mov	r2, r3
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	3204      	adds	r2, #4
 80004ec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	4619      	mov	r1, r3
 80004f6:	7afb      	ldrb	r3, [r7, #11]
 80004f8:	f003 0303 	and.w	r3, r3, #3
 80004fc:	00db      	lsls	r3, r3, #3
 80004fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000502:	ea42 0103 	orr.w	r1, r2, r3
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	1d02      	adds	r2, r0, #4
 800050a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800050e:	3714      	adds	r7, #20
 8000510:	46bd      	mov	sp, r7
 8000512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000516:	4770      	bx	lr
 8000518:	48028e00 	.word	0x48028e00
 800051c:	48028f00 	.word	0x48028f00

08000520 <XMC_GPIO_SetOutputStrength>:

void XMC_GPIO_SetOutputStrength(XMC_GPIO_PORT_t *const port, const uint8_t pin, XMC_GPIO_OUTPUT_STRENGTH_t strength)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	460b      	mov	r3, r1
 800052a:	70fb      	strb	r3, [r7, #3]
 800052c:	4613      	mov	r3, r2
 800052e:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid output strength", XMC_GPIO_CHECK_OUTPUT_STRENGTH(strength));

  port->PDR[pin >> 3U] &= (uint32_t)~((uint32_t)PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8000530:	78fb      	ldrb	r3, [r7, #3]
 8000532:	08db      	lsrs	r3, r3, #3
 8000534:	b2db      	uxtb	r3, r3
 8000536:	4618      	mov	r0, r3
 8000538:	78fb      	ldrb	r3, [r7, #3]
 800053a:	08db      	lsrs	r3, r3, #3
 800053c:	b2db      	uxtb	r3, r3
 800053e:	461a      	mov	r2, r3
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	3210      	adds	r2, #16
 8000544:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000548:	78fb      	ldrb	r3, [r7, #3]
 800054a:	f003 0307 	and.w	r3, r3, #7
 800054e:	009b      	lsls	r3, r3, #2
 8000550:	4619      	mov	r1, r3
 8000552:	2307      	movs	r3, #7
 8000554:	408b      	lsls	r3, r1
 8000556:	43db      	mvns	r3, r3
 8000558:	ea02 0103 	and.w	r1, r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	f100 0210 	add.w	r2, r0, #16
 8000562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->PDR[pin >> 3U] |= (uint32_t)strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8000566:	78fb      	ldrb	r3, [r7, #3]
 8000568:	08db      	lsrs	r3, r3, #3
 800056a:	b2db      	uxtb	r3, r3
 800056c:	4618      	mov	r0, r3
 800056e:	78fb      	ldrb	r3, [r7, #3]
 8000570:	08db      	lsrs	r3, r3, #3
 8000572:	b2db      	uxtb	r3, r3
 8000574:	461a      	mov	r2, r3
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	3210      	adds	r2, #16
 800057a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800057e:	78bb      	ldrb	r3, [r7, #2]
 8000580:	78f9      	ldrb	r1, [r7, #3]
 8000582:	f001 0107 	and.w	r1, r1, #7
 8000586:	0089      	lsls	r1, r1, #2
 8000588:	408b      	lsls	r3, r1
 800058a:	ea42 0103 	orr.w	r1, r2, r3
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	f100 0210 	add.w	r2, r0, #16
 8000594:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000598:	370c      	adds	r7, #12
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 80005ac:	2300      	movs	r3, #0
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	e003      	b.n	80005ba <delay+0x16>
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80005b2:	bf00      	nop
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	3301      	adds	r3, #1
 80005b8:	60fb      	str	r3, [r7, #12]
 80005ba:	68fa      	ldr	r2, [r7, #12]
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	429a      	cmp	r2, r3
 80005c0:	d3f7      	bcc.n	80005b2 <delay+0xe>
  {
    __NOP();
  }
}
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 80005cc:	b598      	push	{r3, r4, r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80005d0:	4a05      	ldr	r2, [pc, #20]	; (80005e8 <SystemInit+0x1c>)
 80005d2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80005d6:	4614      	mov	r4, r2
 80005d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80005de:	f000 f805 	bl	80005ec <SystemCoreSetup>
  SystemCoreClockSetup(); 
 80005e2:	f000 f83b 	bl	800065c <SystemCoreClockSetup>
}
 80005e6:	bd98      	pop	{r3, r4, r7, pc}
 80005e8:	2000ffc4 	.word	0x2000ffc4

080005ec <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f2:	b672      	cpsid	i
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 80005f4:	4b16      	ldr	r3, [pc, #88]	; (8000650 <SystemCoreSetup+0x64>)
 80005f6:	4a17      	ldr	r2, [pc, #92]	; (8000654 <SystemCoreSetup+0x68>)
 80005f8:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005fa:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80005fe:	b662      	cpsie	i
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000600:	4a13      	ldr	r2, [pc, #76]	; (8000650 <SystemCoreSetup+0x64>)
 8000602:	4b13      	ldr	r3, [pc, #76]	; (8000650 <SystemCoreSetup+0x64>)
 8000604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000608:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800060c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
                 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000610:	4a0f      	ldr	r2, [pc, #60]	; (8000650 <SystemCoreSetup+0x64>)
 8000612:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <SystemCoreSetup+0x64>)
 8000614:	695b      	ldr	r3, [r3, #20]
 8000616:	f023 0308 	bic.w	r3, r3, #8
 800061a:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 800061c:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <SystemCoreSetup+0x6c>)
 800061e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000622:	3314      	adds	r3, #20
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	f023 030f 	bic.w	r3, r3, #15
 800062e:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	f043 0303 	orr.w	r3, r3, #3
 8000636:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8000638:	4b07      	ldr	r3, [pc, #28]	; (8000658 <SystemCoreSetup+0x6c>)
 800063a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800063e:	3314      	adds	r3, #20
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	601a      	str	r2, [r3, #0]
}
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	e000ed00 	.word	0xe000ed00
 8000654:	08000000 	.word	0x08000000
 8000658:	58001000 	.word	0x58001000

0800065c <SystemCoreClockSetup>:

__WEAK void SystemCoreClockSetup(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8000660:	4b75      	ldr	r3, [pc, #468]	; (8000838 <SystemCoreClockSetup+0x1dc>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f003 0301 	and.w	r3, r3, #1
 8000668:	2b00      	cmp	r3, #0
 800066a:	d10c      	bne.n	8000686 <SystemCoreClockSetup+0x2a>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 800066c:	4a72      	ldr	r2, [pc, #456]	; (8000838 <SystemCoreClockSetup+0x1dc>)
 800066e:	4b72      	ldr	r3, [pc, #456]	; (8000838 <SystemCoreClockSetup+0x1dc>)
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	f043 0301 	orr.w	r3, r3, #1
 8000676:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8000678:	bf00      	nop
 800067a:	4b6f      	ldr	r3, [pc, #444]	; (8000838 <SystemCoreClockSetup+0x1dc>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	2b00      	cmp	r3, #0
 8000684:	d0f9      	beq.n	800067a <SystemCoreClockSetup+0x1e>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8000686:	4b6d      	ldr	r3, [pc, #436]	; (800083c <SystemCoreClockSetup+0x1e0>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800068e:	2b00      	cmp	r3, #0
 8000690:	d009      	beq.n	80006a6 <SystemCoreClockSetup+0x4a>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 8000692:	4a6a      	ldr	r2, [pc, #424]	; (800083c <SystemCoreClockSetup+0x1e0>)
 8000694:	4b69      	ldr	r3, [pc, #420]	; (800083c <SystemCoreClockSetup+0x1e0>)
 8000696:	689b      	ldr	r3, [r3, #8]
 8000698:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800069c:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 800069e:	f641 504c 	movw	r0, #7500	; 0x1d4c
 80006a2:	f7ff ff7f 	bl	80005a4 <delay>
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;

#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 80006a6:	4a66      	ldr	r2, [pc, #408]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80006a8:	4b65      	ldr	r3, [pc, #404]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80006aa:	685b      	ldr	r3, [r3, #4]
 80006ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80006b0:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 80006b2:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80006b6:	f7ff ff75 	bl	80005a4 <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80006ba:	4a61      	ldr	r2, [pc, #388]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80006bc:	4b60      	ldr	r3, [pc, #384]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006c4:	f023 0302 	bic.w	r3, r3, #2
 80006c8:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 80006ca:	4b5e      	ldr	r3, [pc, #376]	; (8000844 <SystemCoreClockSetup+0x1e8>)
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d029      	beq.n	800072a <SystemCoreClockSetup+0xce>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 80006d6:	4a5b      	ldr	r2, [pc, #364]	; (8000844 <SystemCoreClockSetup+0x1e8>)
 80006d8:	4b5a      	ldr	r3, [pc, #360]	; (8000844 <SystemCoreClockSetup+0x1e8>)
 80006da:	685b      	ldr	r3, [r3, #4]
 80006dc:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80006e0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80006e4:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 80006e6:	f000 f927 	bl	8000938 <OSCHP_GetFrequency>
 80006ea:	4602      	mov	r2, r0
 80006ec:	4b56      	ldr	r3, [pc, #344]	; (8000848 <SystemCoreClockSetup+0x1ec>)
 80006ee:	fba3 2302 	umull	r2, r3, r3, r2
 80006f2:	0d1b      	lsrs	r3, r3, #20
 80006f4:	3b01      	subs	r3, #1
 80006f6:	041b      	lsls	r3, r3, #16
 80006f8:	4952      	ldr	r1, [pc, #328]	; (8000844 <SystemCoreClockSetup+0x1e8>)
 80006fa:	4a52      	ldr	r2, [pc, #328]	; (8000844 <SystemCoreClockSetup+0x1e8>)
 80006fc:	6852      	ldr	r2, [r2, #4]
 80006fe:	4313      	orrs	r3, r2
 8000700:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000702:	4a4f      	ldr	r2, [pc, #316]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000704:	4b4e      	ldr	r3, [pc, #312]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000706:	68db      	ldr	r3, [r3, #12]
 8000708:	f023 0301 	bic.w	r3, r3, #1
 800070c:	60d3      	str	r3, [r2, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 800070e:	4a4c      	ldr	r2, [pc, #304]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000710:	4b4b      	ldr	r3, [pc, #300]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000718:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 800071a:	bf00      	nop
 800071c:	4b48      	ldr	r3, [pc, #288]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000724:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000728:	d1f8      	bne.n	800071c <SystemCoreClockSetup+0xc0>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800072a:	4a45      	ldr	r2, [pc, #276]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800072c:	4b44      	ldr	r3, [pc, #272]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	f043 0301 	orr.w	r3, r3, #1
 8000734:	6053      	str	r3, [r2, #4]

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000736:	4a42      	ldr	r2, [pc, #264]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000738:	4b41      	ldr	r3, [pc, #260]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	f043 0310 	orr.w	r3, r3, #16
 8000740:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000742:	4b3f      	ldr	r3, [pc, #252]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000744:	4a41      	ldr	r2, [pc, #260]	; (800084c <SystemCoreClockSetup+0x1f0>)
 8000746:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000748:	4a3d      	ldr	r2, [pc, #244]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800074a:	4b3d      	ldr	r3, [pc, #244]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800074c:	685b      	ldr	r3, [r3, #4]
 800074e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000752:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000754:	4a3a      	ldr	r2, [pc, #232]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000756:	4b3a      	ldr	r3, [pc, #232]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	f023 0310 	bic.w	r3, r3, #16
 800075e:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000760:	4a37      	ldr	r2, [pc, #220]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000762:	4b37      	ldr	r3, [pc, #220]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800076a:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 800076c:	bf00      	nop
 800076e:	4b34      	ldr	r3, [pc, #208]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f003 0304 	and.w	r3, r3, #4
 8000776:	2b00      	cmp	r3, #0
 8000778:	d0f9      	beq.n	800076e <SystemCoreClockSetup+0x112>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800077a:	4a31      	ldr	r2, [pc, #196]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800077c:	4b30      	ldr	r3, [pc, #192]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	f023 0301 	bic.w	r3, r3, #1
 8000784:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000786:	bf00      	nop
 8000788:	4b2d      	ldr	r3, [pc, #180]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f003 0301 	and.w	r3, r3, #1
 8000790:	2b00      	cmp	r3, #0
 8000792:	d1f9      	bne.n	8000788 <SystemCoreClockSetup+0x12c>
  }
#endif /* ENABLE_PLL */

#if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
  /* Switch system clock to PLL */
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 8000794:	4a2e      	ldr	r2, [pc, #184]	; (8000850 <SystemCoreClockSetup+0x1f4>)
 8000796:	4b2e      	ldr	r3, [pc, #184]	; (8000850 <SystemCoreClockSetup+0x1f4>)
 8000798:	68db      	ldr	r3, [r3, #12]
 800079a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800079e:	60d3      	str	r3, [r2, #12]
  /* Switch system clock to backup clock */
  SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
#endif

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->PBCLKCR = PBCLKDIV;
 80007a0:	4b2b      	ldr	r3, [pc, #172]	; (8000850 <SystemCoreClockSetup+0x1f4>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 80007a6:	4b2a      	ldr	r3, [pc, #168]	; (8000850 <SystemCoreClockSetup+0x1f4>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 80007ac:	4b28      	ldr	r3, [pc, #160]	; (8000850 <SystemCoreClockSetup+0x1f4>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 80007b2:	4b27      	ldr	r3, [pc, #156]	; (8000850 <SystemCoreClockSetup+0x1f4>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 80007b8:	4b25      	ldr	r3, [pc, #148]	; (8000850 <SystemCoreClockSetup+0x1f4>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 80007be:	4b24      	ldr	r3, [pc, #144]	; (8000850 <SystemCoreClockSetup+0x1f4>)
 80007c0:	2203      	movs	r2, #3
 80007c2:	619a      	str	r2, [r3, #24]

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80007c4:	4a1e      	ldr	r2, [pc, #120]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80007c6:	4b1e      	ldr	r3, [pc, #120]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80007ce:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80007d0:	4b1b      	ldr	r3, [pc, #108]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80007d2:	4a20      	ldr	r2, [pc, #128]	; (8000854 <SystemCoreClockSetup+0x1f8>)
 80007d4:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_60MHZ);
 80007d6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80007da:	f7ff fee3 	bl	80005a4 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80007de:	bf00      	nop
 80007e0:	4b17      	ldr	r3, [pc, #92]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f003 0304 	and.w	r3, r3, #4
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d0f9      	beq.n	80007e0 <SystemCoreClockSetup+0x184>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80007ec:	4b14      	ldr	r3, [pc, #80]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80007ee:	4a1a      	ldr	r2, [pc, #104]	; (8000858 <SystemCoreClockSetup+0x1fc>)
 80007f0:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_90MHZ);
 80007f2:	f241 1094 	movw	r0, #4500	; 0x1194
 80007f6:	f7ff fed5 	bl	80005a4 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80007fa:	bf00      	nop
 80007fc:	4b10      	ldr	r3, [pc, #64]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	f003 0304 	and.w	r3, r3, #4
 8000804:	2b00      	cmp	r3, #0
 8000806:	d0f9      	beq.n	80007fc <SystemCoreClockSetup+0x1a0>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000808:	4b0d      	ldr	r3, [pc, #52]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800080a:	4a14      	ldr	r2, [pc, #80]	; (800085c <SystemCoreClockSetup+0x200>)
 800080c:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_120MHZ);
 800080e:	f241 7070 	movw	r0, #6000	; 0x1770
 8000812:	f7ff fec7 	bl	80005a4 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000816:	bf00      	nop
 8000818:	4b09      	ldr	r3, [pc, #36]	; (8000840 <SystemCoreClockSetup+0x1e4>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f003 0304 	and.w	r3, r3, #4
 8000820:	2b00      	cmp	r3, #0
 8000822:	d0f9      	beq.n	8000818 <SystemCoreClockSetup+0x1bc>
  {
    /* wait for PLL Lock */
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8000824:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <SystemCoreClockSetup+0x204>)
 8000826:	2205      	movs	r2, #5
 8000828:	60da      	str	r2, [r3, #12]
    /* wait for PLL Lock */
  }
#endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */

  /* Enable selected clocks */
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 800082a:	4b09      	ldr	r3, [pc, #36]	; (8000850 <SystemCoreClockSetup+0x1f4>)
 800082c:	2200      	movs	r2, #0
 800082e:	605a      	str	r2, [r3, #4]
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif

#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 8000830:	f000 f818 	bl	8000864 <SystemCoreClockUpdate>
}
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	50004200 	.word	0x50004200
 800083c:	50004400 	.word	0x50004400
 8000840:	50004710 	.word	0x50004710
 8000844:	50004700 	.word	0x50004700
 8000848:	6b5fca6b 	.word	0x6b5fca6b
 800084c:	01134f00 	.word	0x01134f00
 8000850:	50004600 	.word	0x50004600
 8000854:	01074f00 	.word	0x01074f00
 8000858:	01044f00 	.word	0x01044f00
 800085c:	01034f00 	.word	0x01034f00
 8000860:	50004160 	.word	0x50004160

08000864 <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 800086a:	4b2f      	ldr	r3, [pc, #188]	; (8000928 <SystemCoreClockUpdate+0xc4>)
 800086c:	68db      	ldr	r3, [r3, #12]
 800086e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000872:	2b00      	cmp	r3, #0
 8000874:	d03e      	beq.n	80008f4 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8000876:	4b2d      	ldr	r3, [pc, #180]	; (800092c <SystemCoreClockUpdate+0xc8>)
 8000878:	68db      	ldr	r3, [r3, #12]
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	2b00      	cmp	r3, #0
 8000880:	d002      	beq.n	8000888 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 8000882:	4b2b      	ldr	r3, [pc, #172]	; (8000930 <SystemCoreClockUpdate+0xcc>)
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	e002      	b.n	800088e <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8000888:	f000 f856 	bl	8000938 <OSCHP_GetFrequency>
 800088c:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800088e:	4b27      	ldr	r3, [pc, #156]	; (800092c <SystemCoreClockUpdate+0xc8>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	f003 0304 	and.w	r3, r3, #4
 8000896:	2b00      	cmp	r3, #0
 8000898:	d020      	beq.n	80008dc <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 800089a:	4b24      	ldr	r3, [pc, #144]	; (800092c <SystemCoreClockUpdate+0xc8>)
 800089c:	689b      	ldr	r3, [r3, #8]
 800089e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80008a2:	0e1b      	lsrs	r3, r3, #24
 80008a4:	3301      	adds	r3, #1
 80008a6:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 80008a8:	4b20      	ldr	r3, [pc, #128]	; (800092c <SystemCoreClockUpdate+0xc8>)
 80008aa:	689b      	ldr	r3, [r3, #8]
 80008ac:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80008b0:	0a1b      	lsrs	r3, r3, #8
 80008b2:	3301      	adds	r3, #1
 80008b4:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 80008b6:	4b1d      	ldr	r3, [pc, #116]	; (800092c <SystemCoreClockUpdate+0xc8>)
 80008b8:	689b      	ldr	r3, [r3, #8]
 80008ba:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80008be:	0c1b      	lsrs	r3, r3, #16
 80008c0:	3301      	adds	r3, #1
 80008c2:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	683a      	ldr	r2, [r7, #0]
 80008c8:	fb02 f303 	mul.w	r3, r2, r3
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	fb02 f303 	mul.w	r3, r2, r3
 80008d8:	60fb      	str	r3, [r7, #12]
 80008da:	e00d      	b.n	80008f8 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 80008dc:	4b13      	ldr	r3, [pc, #76]	; (800092c <SystemCoreClockUpdate+0xc8>)
 80008de:	689b      	ldr	r3, [r3, #8]
 80008e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008e4:	3301      	adds	r3, #1
 80008e6:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 80008e8:	68fa      	ldr	r2, [r7, #12]
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80008f0:	60fb      	str	r3, [r7, #12]
 80008f2:	e001      	b.n	80008f8 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 80008f4:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <SystemCoreClockUpdate+0xcc>)
 80008f6:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 80008f8:	4b0b      	ldr	r3, [pc, #44]	; (8000928 <SystemCoreClockUpdate+0xc4>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	3301      	adds	r3, #1
 8000900:	68fa      	ldr	r2, [r7, #12]
 8000902:	fbb2 f3f3 	udiv	r3, r2, r3
 8000906:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000908:	4b07      	ldr	r3, [pc, #28]	; (8000928 <SystemCoreClockUpdate+0xc4>)
 800090a:	691b      	ldr	r3, [r3, #16]
 800090c:	f003 0301 	and.w	r3, r3, #1
 8000910:	3301      	adds	r3, #1
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	fbb2 f3f3 	udiv	r3, r2, r3
 8000918:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 800091a:	4a06      	ldr	r2, [pc, #24]	; (8000934 <SystemCoreClockUpdate+0xd0>)
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	6013      	str	r3, [r2, #0]
}
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	50004600 	.word	0x50004600
 800092c:	50004710 	.word	0x50004710
 8000930:	016e3600 	.word	0x016e3600
 8000934:	2000ffc0 	.word	0x2000ffc0

08000938 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 800093c:	4b02      	ldr	r3, [pc, #8]	; (8000948 <OSCHP_GetFrequency+0x10>)
}
 800093e:	4618      	mov	r0, r3
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	00b71b00 	.word	0x00b71b00

0800094c <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8000954:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <_sbrk+0x5c>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d102      	bne.n	8000962 <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <_sbrk+0x5c>)
 800095e:	4a13      	ldr	r2, [pc, #76]	; (80009ac <_sbrk+0x60>)
 8000960:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 8000962:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <_sbrk+0x5c>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	3303      	adds	r3, #3
 800096c:	f023 0303 	bic.w	r3, r3, #3
 8000970:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8000972:	4b0d      	ldr	r3, [pc, #52]	; (80009a8 <_sbrk+0x5c>)
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	4a0d      	ldr	r2, [pc, #52]	; (80009b0 <_sbrk+0x64>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d207      	bcs.n	8000990 <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 8000980:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <_sbrk+0x5c>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4413      	add	r3, r2
 8000988:	4a07      	ldr	r2, [pc, #28]	; (80009a8 <_sbrk+0x5c>)
 800098a:	6013      	str	r3, [r2, #0]
    return (base);
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	e006      	b.n	800099e <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 8000990:	f000 f816 	bl	80009c0 <__errno>
 8000994:	4602      	mov	r2, r0
 8000996:	230c      	movs	r3, #12
 8000998:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 800099a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000430 	.word	0x20000430
 80009ac:	20000438 	.word	0x20000438
 80009b0:	2000ffc0 	.word	0x2000ffc0

080009b4 <_init>:

/* Init */
void _init(void)
{}
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr

080009c0 <__errno>:
 80009c0:	4b01      	ldr	r3, [pc, #4]	; (80009c8 <__errno+0x8>)
 80009c2:	6818      	ldr	r0, [r3, #0]
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	20000428 	.word	0x20000428

080009cc <__libc_init_array>:
 80009cc:	b570      	push	{r4, r5, r6, lr}
 80009ce:	4e0f      	ldr	r6, [pc, #60]	; (8000a0c <__libc_init_array+0x40>)
 80009d0:	4d0f      	ldr	r5, [pc, #60]	; (8000a10 <__libc_init_array+0x44>)
 80009d2:	1b76      	subs	r6, r6, r5
 80009d4:	10b6      	asrs	r6, r6, #2
 80009d6:	bf18      	it	ne
 80009d8:	2400      	movne	r4, #0
 80009da:	d005      	beq.n	80009e8 <__libc_init_array+0x1c>
 80009dc:	3401      	adds	r4, #1
 80009de:	f855 3b04 	ldr.w	r3, [r5], #4
 80009e2:	4798      	blx	r3
 80009e4:	42a6      	cmp	r6, r4
 80009e6:	d1f9      	bne.n	80009dc <__libc_init_array+0x10>
 80009e8:	4e0a      	ldr	r6, [pc, #40]	; (8000a14 <__libc_init_array+0x48>)
 80009ea:	4d0b      	ldr	r5, [pc, #44]	; (8000a18 <__libc_init_array+0x4c>)
 80009ec:	1b76      	subs	r6, r6, r5
 80009ee:	f7ff ffe1 	bl	80009b4 <_init>
 80009f2:	10b6      	asrs	r6, r6, #2
 80009f4:	bf18      	it	ne
 80009f6:	2400      	movne	r4, #0
 80009f8:	d006      	beq.n	8000a08 <__libc_init_array+0x3c>
 80009fa:	3401      	adds	r4, #1
 80009fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a00:	4798      	blx	r3
 8000a02:	42a6      	cmp	r6, r4
 8000a04:	d1f9      	bne.n	80009fa <__libc_init_array+0x2e>
 8000a06:	bd70      	pop	{r4, r5, r6, pc}
 8000a08:	bd70      	pop	{r4, r5, r6, pc}
 8000a0a:	bf00      	nop
 8000a0c:	2000042c 	.word	0x2000042c
 8000a10:	2000042c 	.word	0x2000042c
 8000a14:	2000042c 	.word	0x2000042c
 8000a18:	2000042c 	.word	0x2000042c
 8000a1c:	00000080 	.word	0x00000080
 8000a20:	00010000 	.word	0x00010000
 8000a24:	00000000 	.word	0x00000000
 8000a28:	00000043 	.word	0x00000043

08000a2c <_global_impure_ptr>:
 8000a2c:	20000000                                ... 
