// Seed: 2329366147
macromodule module_0 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    output supply1 id_6
);
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wand id_2,
    output uwire id_3,
    output wand id_4,
    output tri1 id_5,
    input wor id_6
    , id_8
);
  genvar id_9;
  module_0(
      id_3, id_3, id_1, id_0, id_6, id_1, id_5
  ); id_10(
      id_9
  );
  always @(posedge id_10) begin
    disable id_11;
  end
  wire id_12;
endmodule
