Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun 17 20:34:29 2025
| Host         : DESKTOP-K54KI5V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu3eg
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             461 |           72 |
| No           | No                    | Yes                    |             125 |           28 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |             164 |           30 |
| Yes          | No                    | Yes                    |             130 |           18 |
| Yes          | Yes                   | No                     |             486 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                                                             Enable Signal                                                                                            |                                                                                              Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/axi_wr_master/a_reset_sync                                                                                                                         |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/axi_rd_master/a_reset_sync                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_ctrl/user_wr_en_d_reg_n_0                                                                                                               | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_ctrl/wr_cnt_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_flag                                                                                                                       | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cnt[2]_i_1_n_0                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_ctrl/rst_n_sync                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_ctrl/rst_n_sync                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/a_rst_n_sync_reg_0                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0] | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                         |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]   | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                           |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                          |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                         |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                           |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/dds_gen_crtl_0/inst/wr_reset_timer[9]_i_2_n_0                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                           | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                2 |             18 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                          |                3 |             18 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/dds_gen_crtl_0/inst/user_wr_last                                                                                                                                                            | system_i/dds_gen_crtl_0/inst/user_wr_addr[31]_i_1_n_0                                                                                                                                                     |                3 |             19 |         6.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/dds_gen_crtl_0/inst/wr_rst_n_sync                                                                                                                                                                |                4 |             21 |         5.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                        | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             27 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                5 |             27 |         5.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_ctrl/user_wr_en_d_reg_n_0                                                                                                               | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_ctrl/rst_n_sync                                                                                                                              |                4 |             28 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_ctrl/wr_data_last                                                                                                                            |                3 |             28 |         9.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_ctrl/ddr_wr_enable                                                                                                                      |                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/axi_wr_master/m_axi_awvalid0                                                                                                                  | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/a_rst_n_sync_reg_3                                                                                                                    |                6 |             40 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                         |                6 |             40 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   | system_i/axi_full_module_pope_0/inst/axi_read_channel/read_buffer/rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                           |                6 |             40 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_read_channel/axi_rd_master/E[0]                                                                                                                             | system_i/axi_full_module_pope_0/inst/axi_read_channel/axi_rd_master/a_reset_sync                                                                                                                          |                7 |             40 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_ctrl/user_wr_en_d_reg_n_0                                                                                                               |                                                                                                                                                                                                           |               26 |            128 |         4.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/m_axi_wvalid0                                                                                                                    | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/FSM_sequential_cur_status_reg[1]_1                                                                                                    |               19 |            128 |         6.74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                | system_i/axi_full_module_pope_0/inst/axi_write_channel/write_buffer/wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |               19 |            129 |         6.79 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                      |                                                                                                                                                                                                           |               72 |            466 |         6.47 |
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


