Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 12 10:53:45 2018
| Host         : DESKTOP-3QG18OL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file computer_timing_summary_routed.rpt -pb computer_timing_summary_routed.pb -rpx computer_timing_summary_routed.rpx -warn_on_violation
| Design       : computer
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[10]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[11]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[12]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[13]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[3]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[5]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[6]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[7]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[8]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[9]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[26]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[27]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[28]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[29]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[30]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[31]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[4]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[5]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[10]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[11]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[12]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[13]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[3]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[5]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[6]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[7]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[8]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.107        0.000                      0                  864        0.100        0.000                      0                  864        3.000        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
instance_name/inst/clk  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_wiz_0     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  cpu_clk_clk_wiz_0          14.107        0.000                      0                  864        0.100        0.000                      0                  864        8.750        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk
  To Clock:  instance_name/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_wiz_0
  To Clock:  cpu_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.107ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.828ns (16.063%)  route 4.327ns (83.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.564    -2.405    mips_cpu/cu/cpu_clk
    SLICE_X43Y40         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          1.414    -0.535    mips_cpu/dp/IR/out[3]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    -0.411 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_11/O
                         net (fo=97, routed)          1.284     0.873    mips_cpu/dp/IR/ADDRD[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.997 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.639     1.636    mips_cpu/cu/q_reg[14]_1
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.990     2.750    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WE
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.443    17.061    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.412    17.473    
                         clock uncertainty           -0.084    17.390    
    SLICE_X52Y50         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.857    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 14.107    

Slack (MET) :             14.107ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.828ns (16.063%)  route 4.327ns (83.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.564    -2.405    mips_cpu/cu/cpu_clk
    SLICE_X43Y40         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          1.414    -0.535    mips_cpu/dp/IR/out[3]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    -0.411 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_11/O
                         net (fo=97, routed)          1.284     0.873    mips_cpu/dp/IR/ADDRD[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.997 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.639     1.636    mips_cpu/cu/q_reg[14]_1
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.990     2.750    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WE
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.443    17.061    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.412    17.473    
                         clock uncertainty           -0.084    17.390    
    SLICE_X52Y50         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.857    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 14.107    

Slack (MET) :             14.107ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.828ns (16.063%)  route 4.327ns (83.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.564    -2.405    mips_cpu/cu/cpu_clk
    SLICE_X43Y40         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          1.414    -0.535    mips_cpu/dp/IR/out[3]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    -0.411 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_11/O
                         net (fo=97, routed)          1.284     0.873    mips_cpu/dp/IR/ADDRD[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.997 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.639     1.636    mips_cpu/cu/q_reg[14]_1
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.990     2.750    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WE
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.443    17.061    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.412    17.473    
                         clock uncertainty           -0.084    17.390    
    SLICE_X52Y50         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.857    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 14.107    

Slack (MET) :             14.107ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.828ns (16.063%)  route 4.327ns (83.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.564    -2.405    mips_cpu/cu/cpu_clk
    SLICE_X43Y40         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          1.414    -0.535    mips_cpu/dp/IR/out[3]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    -0.411 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_11/O
                         net (fo=97, routed)          1.284     0.873    mips_cpu/dp/IR/ADDRD[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.997 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.639     1.636    mips_cpu/cu/q_reg[14]_1
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.990     2.750    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WE
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.443    17.061    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.412    17.473    
                         clock uncertainty           -0.084    17.390    
    SLICE_X52Y50         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.857    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 14.107    

Slack (MET) :             14.107ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.828ns (16.063%)  route 4.327ns (83.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.564    -2.405    mips_cpu/cu/cpu_clk
    SLICE_X43Y40         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          1.414    -0.535    mips_cpu/dp/IR/out[3]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    -0.411 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_11/O
                         net (fo=97, routed)          1.284     0.873    mips_cpu/dp/IR/ADDRD[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.997 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.639     1.636    mips_cpu/cu/q_reg[14]_1
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.990     2.750    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WE
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.443    17.061    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.412    17.473    
                         clock uncertainty           -0.084    17.390    
    SLICE_X52Y50         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.857    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 14.107    

Slack (MET) :             14.107ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.828ns (16.063%)  route 4.327ns (83.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.564    -2.405    mips_cpu/cu/cpu_clk
    SLICE_X43Y40         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          1.414    -0.535    mips_cpu/dp/IR/out[3]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    -0.411 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_11/O
                         net (fo=97, routed)          1.284     0.873    mips_cpu/dp/IR/ADDRD[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.997 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.639     1.636    mips_cpu/cu/q_reg[14]_1
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.990     2.750    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WE
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.443    17.061    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y50         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.412    17.473    
                         clock uncertainty           -0.084    17.390    
    SLICE_X52Y50         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.857    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 14.107    

Slack (MET) :             14.107ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.828ns (16.063%)  route 4.327ns (83.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.564    -2.405    mips_cpu/cu/cpu_clk
    SLICE_X43Y40         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          1.414    -0.535    mips_cpu/dp/IR/out[3]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    -0.411 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_11/O
                         net (fo=97, routed)          1.284     0.873    mips_cpu/dp/IR/ADDRD[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.997 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.639     1.636    mips_cpu/cu/q_reg[14]_1
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.990     2.750    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WE
    SLICE_X52Y50         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.443    17.061    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y50         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD/CLK
                         clock pessimism              0.412    17.473    
                         clock uncertainty           -0.084    17.390    
    SLICE_X52Y50         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.857    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 14.107    

Slack (MET) :             14.107ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.828ns (16.063%)  route 4.327ns (83.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.564    -2.405    mips_cpu/cu/cpu_clk
    SLICE_X43Y40         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          1.414    -0.535    mips_cpu/dp/IR/out[3]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    -0.411 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_11/O
                         net (fo=97, routed)          1.284     0.873    mips_cpu/dp/IR/ADDRD[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.997 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.639     1.636    mips_cpu/cu/q_reg[14]_1
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.990     2.750    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WE
    SLICE_X52Y50         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.443    17.061    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y50         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD_D1/CLK
                         clock pessimism              0.412    17.473    
                         clock uncertainty           -0.084    17.390    
    SLICE_X52Y50         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.857    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 14.107    

Slack (MET) :             14.149ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.704ns (12.412%)  route 4.968ns (87.588%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 17.057 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.563    -2.406    mips_cpu/cu/cpu_clk
    SLICE_X39Y40         FDSE                                         r  mips_cpu/cu/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDSE (Prop_fdse_C_Q)         0.456    -1.950 r  mips_cpu/cu/FSM_onehot_state_reg[0]/Q
                         net (fo=140, routed)         1.236    -0.714    mips_cpu/cu/out[0]
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.124    -0.590 r  mips_cpu/cu/q[31]_i_7/O
                         net (fo=32, routed)          3.731     3.142    mips_cpu/dp/PC/FSM_onehot_state_reg[0][0]
    SLICE_X47Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.266 r  mips_cpu/dp/PC/q[27]_i_1/O
                         net (fo=1, routed)           0.000     3.266    mips_cpu/dp/PC/q[27]_i_1_n_2
    SLICE_X47Y52         FDRE                                         r  mips_cpu/dp/PC/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.439    17.057    mips_cpu/dp/PC/cpu_clk
    SLICE_X47Y52         FDRE                                         r  mips_cpu/dp/PC/q_reg[27]/C
                         clock pessimism              0.412    17.469    
                         clock uncertainty           -0.084    17.386    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)        0.029    17.415    mips_cpu/dp/PC/q_reg[27]
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                 14.149    

Slack (MET) :             14.184ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.828ns (16.025%)  route 4.339ns (83.975%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.564    -2.405    mips_cpu/cu/cpu_clk
    SLICE_X43Y40         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  mips_cpu/cu/FSM_onehot_state_reg[6]/Q
                         net (fo=42, routed)          1.414    -0.535    mips_cpu/dp/IR/out[3]
    SLICE_X49Y45         LUT4 (Prop_lut4_I2_O)        0.124    -0.411 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_11/O
                         net (fo=97, routed)          1.284     0.873    mips_cpu/dp/IR/ADDRD[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.997 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.639     1.636    mips_cpu/cu/q_reg[14]_1
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.002     2.762    mips_cpu/dp/Registers/register_reg_r2_0_31_6_11/WE
    SLICE_X52Y45         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    P17                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    13.940 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    15.527    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.618 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.452    17.071    mips_cpu/dp/Registers/register_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y45         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.492    17.563    
                         clock uncertainty           -0.084    17.479    
    SLICE_X52Y45         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.946    mips_cpu/dp/Registers/register_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         16.946    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 14.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.562%)  route 0.273ns (59.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.567    -0.841    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X48Y49         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  mips_cpu/dp/ALUOut/q_reg[21]/Q
                         net (fo=2, routed)           0.273    -0.427    mips_cpu/dp/IR/q_reg[25]_2[21]
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.382 r  mips_cpu/dp/IR/q[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    mips_cpu/dp/PC/D[21]
    SLICE_X48Y50         FDRE                                         r  mips_cpu/dp/PC/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.834    -1.268    mips_cpu/dp/PC/cpu_clk
    SLICE_X48Y50         FDRE                                         r  mips_cpu/dp/PC/q_reg[21]/C
                         clock pessimism              0.695    -0.573    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.091    -0.482    mips_cpu/dp/PC/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.563    -0.845    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X47Y51         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  mips_cpu/dp/ALUOut/q_reg[31]/Q
                         net (fo=2, routed)           0.066    -0.637    mips_cpu/dp/PC/q_reg[31]_1[31]
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.592 r  mips_cpu/dp/PC/q[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.592    mips_cpu/dp/PC/q[31]_i_3_n_2
    SLICE_X46Y51         FDRE                                         r  mips_cpu/dp/PC/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.833    -1.270    mips_cpu/dp/PC/cpu_clk
    SLICE_X46Y51         FDRE                                         r  mips_cpu/dp/PC/q_reg[31]/C
                         clock pessimism              0.438    -0.832    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.121    -0.711    mips_cpu/dp/PC/q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mips_cpu/dp/IR/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/B/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.189ns (36.189%)  route 0.333ns (63.811%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.566    -0.842    mips_cpu/dp/IR/cpu_clk
    SLICE_X48Y43         FDRE                                         r  mips_cpu/dp/IR/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  mips_cpu/dp/IR/q_reg[20]/Q
                         net (fo=39, routed)          0.333    -0.368    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/ADDRA4
    SLICE_X52Y50         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.048    -0.320 r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.000    -0.320    mips_cpu/dp/B/rd20[24]
    SLICE_X52Y50         FDRE                                         r  mips_cpu/dp/B/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.835    -1.267    mips_cpu/dp/B/cpu_clk
    SLICE_X52Y50         FDRE                                         r  mips_cpu/dp/B/q_reg[24]/C
                         clock pessimism              0.695    -0.572    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.131    -0.441    mips_cpu/dp/B/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mips_cpu/dp/IR/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/B/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.189ns (35.914%)  route 0.337ns (64.086%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.566    -0.842    mips_cpu/dp/IR/cpu_clk
    SLICE_X48Y43         FDRE                                         r  mips_cpu/dp/IR/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  mips_cpu/dp/IR/q_reg[20]/Q
                         net (fo=39, routed)          0.337    -0.364    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/ADDRB4
    SLICE_X52Y50         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.048    -0.316 r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB/O
                         net (fo=1, routed)           0.000    -0.316    mips_cpu/dp/B/rd20[26]
    SLICE_X52Y50         FDRE                                         r  mips_cpu/dp/B/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.835    -1.267    mips_cpu/dp/B/cpu_clk
    SLICE_X52Y50         FDRE                                         r  mips_cpu/dp/B/q_reg[26]/C
                         clock pessimism              0.695    -0.572    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.131    -0.441    mips_cpu/dp/B/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mips_cpu/dp/IR/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/B/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.820%)  route 0.333ns (64.180%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.566    -0.842    mips_cpu/dp/IR/cpu_clk
    SLICE_X48Y43         FDRE                                         r  mips_cpu/dp/IR/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  mips_cpu/dp/IR/q_reg[20]/Q
                         net (fo=39, routed)          0.333    -0.368    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/ADDRA4
    SLICE_X52Y50         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.045    -0.323 r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=1, routed)           0.000    -0.323    mips_cpu/dp/B/rd20[25]
    SLICE_X52Y50         FDRE                                         r  mips_cpu/dp/B/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.835    -1.267    mips_cpu/dp/B/cpu_clk
    SLICE_X52Y50         FDRE                                         r  mips_cpu/dp/B/q_reg[25]/C
                         clock pessimism              0.695    -0.572    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.120    -0.452    mips_cpu/dp/B/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mips_cpu/dp/IR/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/B/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.546%)  route 0.337ns (64.454%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.566    -0.842    mips_cpu/dp/IR/cpu_clk
    SLICE_X48Y43         FDRE                                         r  mips_cpu/dp/IR/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  mips_cpu/dp/IR/q_reg[20]/Q
                         net (fo=39, routed)          0.337    -0.364    mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/ADDRB4
    SLICE_X52Y50         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.045    -0.319 r  mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.000    -0.319    mips_cpu/dp/B/rd20[27]
    SLICE_X52Y50         FDRE                                         r  mips_cpu/dp/B/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.835    -1.267    mips_cpu/dp/B/cpu_clk
    SLICE_X52Y50         FDRE                                         r  mips_cpu/dp/B/q_reg[27]/C
                         clock pessimism              0.695    -0.572    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.121    -0.451    mips_cpu/dp/B/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.564    -0.844    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X47Y46         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  mips_cpu/dp/ALUOut/q_reg[14]/Q
                         net (fo=2, routed)           0.098    -0.605    mips_cpu/dp/IR/q_reg[25]_2[14]
    SLICE_X46Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.560 r  mips_cpu/dp/IR/q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.560    mips_cpu/dp/PC/D[14]
    SLICE_X46Y46         FDRE                                         r  mips_cpu/dp/PC/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.834    -1.269    mips_cpu/dp/PC/cpu_clk
    SLICE_X46Y46         FDRE                                         r  mips_cpu/dp/PC/q_reg[14]/C
                         clock pessimism              0.438    -0.831    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120    -0.711    mips_cpu/dp/PC/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.567    -0.841    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X51Y48         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  mips_cpu/dp/ALUOut/q_reg[16]/Q
                         net (fo=2, routed)           0.099    -0.601    mips_cpu/dp/IR/q_reg[25]_2[16]
    SLICE_X50Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.556 r  mips_cpu/dp/IR/q[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.556    mips_cpu/dp/PC/D[16]
    SLICE_X50Y48         FDRE                                         r  mips_cpu/dp/PC/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.838    -1.265    mips_cpu/dp/PC/cpu_clk
    SLICE_X50Y48         FDRE                                         r  mips_cpu/dp/PC/q_reg[16]/C
                         clock pessimism              0.437    -0.828    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.120    -0.708    mips_cpu/dp/PC/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.563    -0.845    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X47Y51         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  mips_cpu/dp/ALUOut/q_reg[25]/Q
                         net (fo=2, routed)           0.099    -0.604    mips_cpu/dp/IR/q_reg[25]_2[25]
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.559 r  mips_cpu/dp/IR/q[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.559    mips_cpu/dp/PC/D[25]
    SLICE_X46Y51         FDRE                                         r  mips_cpu/dp/PC/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.833    -1.270    mips_cpu/dp/PC/cpu_clk
    SLICE_X46Y51         FDRE                                         r  mips_cpu/dp/PC/q_reg[25]/C
                         clock pessimism              0.438    -0.832    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120    -0.712    mips_cpu/dp/PC/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.036%)  route 0.062ns (22.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.562    -0.846    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X42Y51         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  mips_cpu/dp/ALUOut/q_reg[30]/Q
                         net (fo=2, routed)           0.062    -0.619    mips_cpu/dp/PC/q_reg[31]_1[30]
    SLICE_X43Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.574 r  mips_cpu/dp/PC/q[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.574    mips_cpu/dp/PC/q[30]_i_1_n_2
    SLICE_X43Y51         FDRE                                         r  mips_cpu/dp/PC/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.832    -1.271    mips_cpu/dp/PC/cpu_clk
    SLICE_X43Y51         FDRE                                         r  mips_cpu/dp/PC/q_reg[30]/C
                         clock pessimism              0.438    -0.833    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092    -0.741    mips_cpu/dp/PC/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y41     mips_cpu/cu/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y40     mips_cpu/cu/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y41     mips_cpu/cu/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y40     mips_cpu/cu/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y41     mips_cpu/cu/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y40     mips_cpu/cu/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y40     mips_cpu/cu/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y40     mips_cpu/cu/FSM_onehot_state_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y48     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y48     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y48     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y48     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y48     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y48     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y44     mips_cpu/dp/Registers/register_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y48     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y48     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y45     mips_cpu/dp/Registers/register_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y48     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y48     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y48     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y48     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y48     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y48     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y48     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y45     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y50     mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y50     mips_cpu/dp/Registers/register_reg_r2_0_31_24_29/RAMD_D1/CLK



