tests:
- name: sbcs_1
  bytes: [0x41, 0x00, 0x03, 0x7a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i32.read_reg "x2"
      nextln:   v1 = i32.read_reg "x3"
      nextln:   v2 = bool.read_reg "c"
      nextln:   v3 = bool.bitwise_not v2
      nextln:   v4 = i32.wrapping_sub v0, v1
      nextln:   v5 = i32.wrapping_sub v4, v3
      nextln:   i32.write_reg v5, "x1"
      nextln:   v6 = bool.read_reg "c"
      nextln:   v7 = i32.add v0, v1
      nextln:   v8 = i32.add v7, v6
      nextln:   v9 = i32.icmp.eq v8, 0x0
      nextln:   bool.write_reg v9, "z"
      nextln:   v10 = i32.icmp.slt v8, 0x0
      nextln:   bool.write_reg v10, "n"
      nextln:   v11 = i32.icmp.ugt v0, v8
      nextln:   v12 = i32.icmp.ugt v1, v8
      nextln:   v13 = bool.or v11, v12
      nextln:   bool.write_reg v13, "c"
      nextln:   v14 = i32.icmp.slt v0, 0x0
      nextln:   v15 = i32.icmp.slt v1, 0x0
      nextln:   v16 = bool.icmp.eq v14, v15
      nextln:   v17 = bool.icmp.ne v14, v10
      nextln:   v18 = bool.and v16, v17
      nextln:   bool.write_reg v18, "v"
- name: sbcs_2
  bytes: [0x41, 0x00, 0x03, 0xfa]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x2"
      nextln:   v1 = i64.read_reg "x3"
      nextln:   v2 = bool.read_reg "c"
      nextln:   v3 = bool.bitwise_not v2
      nextln:   v4 = i64.wrapping_sub v0, v1
      nextln:   v5 = i64.wrapping_sub v4, v3
      nextln:   i64.write_reg v5, "x1"
      nextln:   v6 = bool.read_reg "c"
      nextln:   v7 = i64.add v0, v1
      nextln:   v8 = i64.add v7, v6
      nextln:   v9 = i64.icmp.eq v8, 0x0
      nextln:   bool.write_reg v9, "z"
      nextln:   v10 = i64.icmp.slt v8, 0x0
      nextln:   bool.write_reg v10, "n"
      nextln:   v11 = i64.icmp.ugt v0, v8
      nextln:   v12 = i64.icmp.ugt v1, v8
      nextln:   v13 = bool.or v11, v12
      nextln:   bool.write_reg v13, "c"
      nextln:   v14 = i64.icmp.slt v0, 0x0
      nextln:   v15 = i64.icmp.slt v1, 0x0
      nextln:   v16 = bool.icmp.eq v14, v15
      nextln:   v17 = bool.icmp.ne v14, v10
      nextln:   v18 = bool.and v16, v17
      nextln:   bool.write_reg v18, "v"
