INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mips.v:55]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mips.v:57]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mips.v:59]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mips.v:70]
WARNING: [VRFC 10-2938] 'rtD' is already implicitly declared on line 55 [C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mips.v:95]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 70 [C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mips.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware_synthesis/MyMipsCPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
